KonstantinSeurer
/
mesa
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
53,169 Commits 1 Branch 0 Tags 356 MiB
Commit Graph

53169 Commits

Author SHA1 Message Date
Matt Turner 523c015246 build: Don't build libdricore if not building classic drivers 2012-10-01 15:23:05 -07:00
Matt Turner b6c0fa1280 libdricore: Remove dead C(XX)FLAGS_NOVISIBILITY 2012-10-01 15:23:05 -07:00
Matt Turner 24ded89876 build: Add visibility CFLAGS to OSMesa 2012-10-01 15:23:05 -07:00
Matt Turner 1762ec28db build: Link OSMesa with glapi, libdl, libstdc++ 
Bugzilla: https://bugs.gentoo.org/show_bug.cgi?id=399813
          https://bugs.freedesktop.org/show_bug.cgi?id=53179
 2012-10-01 15:23:05 -07:00
Matt Turner 4cfff7211c build: Set visibility CFLAGS in dri/swrast 2012-10-01 15:23:05 -07:00
Matt Turner 3628402707 build: Set visibility CFLAGS in dri/r200 2012-10-01 15:23:05 -07:00
Matt Turner 55d45efdd8 build: Set visibility CFLAGS in dri/radeon 2012-10-01 15:23:05 -07:00
Matt Turner 340637d54d build: Set visibility CFLAGS in dri/nouveau 2012-10-01 15:23:04 -07:00
Matt Turner 381d120b8a build: Set visibility CFLAGS in dri/i915 2012-10-01 15:23:04 -07:00
Matt Turner d2872b5612 build: Set visibility CFLAGS in dri/common 2012-10-01 15:23:04 -07:00
Matt Turner 8746f641bb build: Build src/glsl with visibility CFLAGS 2012-10-01 15:23:04 -07:00
Matt Turner 710a90ccaf build: Turn on visibility CFLAGS for core mesa 2012-10-01 15:23:04 -07:00
Matt Turner 63c3a051cd build: Order src/Makefile correctly 2012-10-01 15:23:04 -07:00
Matt Turner 814345f54b build: Use AX_PTHREAD's HAVE_PTHREAD preprocessor definition 2012-10-01 15:23:04 -07:00
Matt Turner b6651ae6ad build: Use PTHREAD_LIBS and PTHREAD_CFLAGS 2012-10-01 15:23:04 -07:00
Matt Turner dd4fde8f67 build: Set PTHREAD_LIBS for pkgconfig files if empty 2012-10-01 15:20:50 -07:00
Tom Stellard 00d80b3a6f llvmpipe: Fix build with LLVM 2.8 
Commit 8d9778589f added all-targets to the
LLVM_COMPONENTS list, but this component does not exist with LLVM 2.8.

Adding all-targets is not necessary for any drivers, and it seems to be
left over from earlier versions of the commit mentioned above.

Tested-by: Stéphane Marchesin <marcheu@chromium.org>
 2012-10-01 17:42:56 -04:00
Tom Stellard 67fcb3c2b4 configure.ac: Use amdgpu component for LLVM 3.2 
The amdgpu component actually does exist.  I must have been using an
older version of llvm-config by accident when I first made this change.
 2012-10-01 21:14:10 +00:00
Tom Stellard f2f17fc348 radeon/llvm: Only initialize the AMDGPU target 2012-10-01 21:14:10 +00:00
Tom Stellard cbd09a9e5c radeon: Fix build with LLVM 3.1 
The build was broken by commit 8d9778589f
 2012-10-01 15:47:31 -04:00
Tom Stellard 8d9778589f radeon: Support LLVM 3.2 
LLVM 3.2 and newer requires that the R600/SI backend be part of the
LLVM tree.
 2012-10-01 15:37:17 +00:00
Tom Stellard 91ee735001 r600g: Re-enable growing of the compute memory pool 2012-10-01 15:37:16 +00:00
Tom Stellard 44b1050e6c r600g: Fix bug when adding new items to the compute memory pool 
The items are ordered in the item list by their offsets, with the lowest
offset coming first in the list.  The old code was assuming that new
items being added to the list would always have a greater offset than
the first item in the list, however this is not always the case.
 2012-10-01 15:37:16 +00:00
Tom Stellard eacca90f43 r600g: Use a RAT buffer as the backing bo for the compute memory pool 2012-10-01 15:37:16 +00:00
Tom Stellard 5cd1c65dc1 r600g: Make sure to init the compute memory pool with enough memory 2012-10-01 15:37:16 +00:00
Tom Stellard 2508d43c36 r600g: Add evergreen_init_color_surface_rat() v2 
This can be used to initialize the CB* registers for buffers without a
radeon_surface.

v2:
  - Get correct group_bytes value from r600_screen
  - Stop setting unnecessary fields

Reviewed-by: Marek Olšák <maraeo@gmail.com>
 2012-10-01 15:37:16 +00:00
Tom Stellard d13c3b19f9 r600g: Add register field definitions for 028C70_RESOURCE_TYPE 
Reviewed-by: Marek Olšák <maraeo@gmail.com>
 2012-10-01 15:37:16 +00:00
Oliver McFadden 9545d9611f intel: add support for ANGLE_texture_compression_dxt. 
Signed-off-by: Oliver McFadden <oliver.mcfadden@linux.intel.com>
Reviewed-by: Brian Paul <brianp@vmware.com>
 2012-10-01 17:21:51 +03:00
Alex Deucher 304beb81bb radeonsi: emit PA_SU_PRIM_FILTER_CNTL 
has no default value.

Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Reviewed-by: Christian König <deathsimple@vodafone.de>
 2012-10-01 10:29:51 +02:00
Alex Deucher 7d76767f21 radeonsi: remove some old r600g cruft 
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Reviewed-by: Christian König <deathsimple@vodafone.de>
 2012-10-01 10:29:50 +02:00
Alex Deucher 918e302a19 radeonsi: fix range checking for state regs 
end value is exclusive, but in practice we shouldn't
hit this.

Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Christian König <deathsimple@vodafone.de>
 2012-10-01 10:29:50 +02:00
Alex Deucher f1a3de5e9d radeonsi: drop some cayman remnants 
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Reviewed-by: Christian König <deathsimple@vodafone.de>
 2012-10-01 10:29:50 +02:00
Christian König 22ae062fa1 radeonsi: define SGPR register numbers 
Instead of hardcoding them.

Signed-off-by: Christian König <deathsimple@vodafone.de>
 2012-10-01 10:29:50 +02:00
Christoph Bumiller c321b1bef1 nvc0: make sure handles for unbound textures/samplers are uploaded on nve4 2012-09-30 23:09:37 +02:00
Christoph Bumiller 2149ce41ed nv50,nvc0: fix 3d engine blit for nvc0 2012-09-30 23:09:29 +02:00
Christoph Bumiller 36ea744f58 nv50,nvc0: implement blit 2012-09-30 21:31:45 +02:00
Marek Olšák de80660c2b gallium: remove resource_resolve 
The functionality is provided by the new blit function.

Tested-by: Michel Dänzer <michel.daenzer@amd.com>
Reviewed-by: Brian Paul <brianp@vmware.com>
 2012-09-30 18:57:57 +02:00
Marek Olšák d37e6b15ad st/mesa: implement decompress_with_blit using gallium blit 
Tested-by: Michel Dänzer <michel.daenzer@amd.com>
Reviewed-by: Brian Paul <brianp@vmware.com>
 2012-09-30 18:57:57 +02:00
Marek Olšák d1b929a137 st/mesa: implement BlitFramebuffer using gallium blit 
This also fixes a lot tests, especially all the clip-and-scissor-blit MSAA
piglit tests.

Tested-by: Michel Dänzer <michel.daenzer@amd.com>
Reviewed-by: Brian Paul <brianp@vmware.com>
 2012-09-30 18:57:57 +02:00
Marek Olšák ad3d5dbcc5 svga: implement blit 
Reviewed-by: Brian Paul <brianp@vmware.com>
 2012-09-30 18:57:57 +02:00
Marek Olšák 3d9d4b1ce6 softpipe: implement blit 
Tested-by: Michel Dänzer <michel.daenzer@amd.com>
Reviewed-by: Brian Paul <brianp@vmware.com>
 2012-09-30 18:57:57 +02:00
Marek Olšák 5f3054dcc4 radeonsi: implement blit 
Reviewed-by: Michel Dänzer <michel.daenzer@amd.com>
Tested-by: Michel Dänzer <michel.daenzer@amd.com>
Reviewed-by: Brian Paul <brianp@vmware.com>
 2012-09-30 18:57:57 +02:00
Marek Olšák fc887d687b r600g: implement blit 
Tested-by: Michel Dänzer <michel.daenzer@amd.com>
Reviewed-by: Brian Paul <brianp@vmware.com>
 2012-09-30 18:57:57 +02:00
Marek Olšák 95b777e688 r300g: implement blit 
Reviewed-by: Brian Paul <brianp@vmware.com>
 2012-09-30 18:57:56 +02:00
Marek Olšák ced065a079 nv30: implement blit 
Reviewed-by: Brian Paul <brianp@vmware.com>
 2012-09-30 18:57:56 +02:00
Marek Olšák db85443922 nv30: use util_format_is_supported 
Hardware drivers *must* use it.

Reviewed-by: Brian Paul <brianp@vmware.com>
 2012-09-30 18:57:56 +02:00
Marek Olšák ff2d192ec5 llvmpipe: implement blit 
Tested-by: Michel Dänzer <michel.daenzer@amd.com>
Reviewed-by: Brian Paul <brianp@vmware.com>
 2012-09-30 18:57:56 +02:00
Marek Olšák 6d2f59ce54 i915g: implement blit 
Reviewed-by: Brian Paul <brianp@vmware.com>
 2012-09-30 18:57:56 +02:00
Marek Olšák 2a309dc2b4 gallium: implement blit in driver wrappers 
Tested-by: Michel Dänzer <michel.daenzer@amd.com>
Reviewed-by: Brian Paul <brianp@vmware.com>
 2012-09-30 18:57:56 +02:00
Marek Olšák ab3070c5fa gallium: add helpers for dumping pipe_box and pipe_blit_info 
Tested-by: Michel Dänzer <michel.daenzer@amd.com>
Reviewed-by: Brian Paul <brianp@vmware.com>
 2012-09-30 18:57:56 +02:00