2012-07-17 13:09:03 +01:00
|
|
|
/*
|
|
|
|
* Copyright 2012 Advanced Micro Devices, Inc.
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
* on the rights to use, copy, modify, merge, publish, distribute, sub
|
|
|
|
* license, and/or sell copies of the Software, and to permit persons to whom
|
|
|
|
* the Software is furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice (including the next
|
|
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
|
|
* Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
|
|
|
|
* DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
|
|
|
|
* OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
|
|
|
|
* USE OR OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
*
|
|
|
|
* Authors:
|
|
|
|
* Christian König <christian.koenig@amd.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "util/u_memory.h"
|
|
|
|
#include "radeonsi_pipe.h"
|
|
|
|
#include "radeonsi_pm4.h"
|
|
|
|
#include "sid.h"
|
|
|
|
#include "r600_hw_context_priv.h"
|
|
|
|
|
|
|
|
#define NUMBER_OF_STATES (sizeof(union si_state) / sizeof(struct si_pm4_state *))
|
|
|
|
|
2012-08-02 13:30:06 +01:00
|
|
|
void si_pm4_cmd_begin(struct si_pm4_state *state, unsigned opcode)
|
|
|
|
{
|
|
|
|
state->last_opcode = opcode;
|
|
|
|
state->last_pm4 = state->ndw++;
|
|
|
|
}
|
|
|
|
|
|
|
|
void si_pm4_cmd_add(struct si_pm4_state *state, uint32_t dw)
|
|
|
|
{
|
|
|
|
state->pm4[state->ndw++] = dw;
|
|
|
|
}
|
|
|
|
|
|
|
|
void si_pm4_cmd_end(struct si_pm4_state *state, bool predicate)
|
|
|
|
{
|
|
|
|
unsigned count;
|
|
|
|
count = state->ndw - state->last_pm4 - 2;
|
2012-10-25 18:50:10 +01:00
|
|
|
state->pm4[state->last_pm4] =
|
|
|
|
PKT3(state->last_opcode, count, predicate)
|
|
|
|
| PKT3_SHADER_TYPE_S(state->compute_pkt);
|
2012-08-02 13:30:06 +01:00
|
|
|
|
|
|
|
assert(state->ndw <= SI_PM4_MAX_DW);
|
|
|
|
}
|
|
|
|
|
2012-07-17 13:09:03 +01:00
|
|
|
void si_pm4_set_reg(struct si_pm4_state *state, unsigned reg, uint32_t val)
|
|
|
|
{
|
2012-08-02 13:30:06 +01:00
|
|
|
unsigned opcode;
|
2012-07-17 13:09:03 +01:00
|
|
|
|
2012-09-28 17:09:16 +01:00
|
|
|
if (reg >= SI_CONFIG_REG_OFFSET && reg < SI_CONFIG_REG_END) {
|
2012-07-17 13:09:03 +01:00
|
|
|
opcode = PKT3_SET_CONFIG_REG;
|
|
|
|
reg -= SI_CONFIG_REG_OFFSET;
|
|
|
|
|
2012-09-28 17:09:16 +01:00
|
|
|
} else if (reg >= SI_SH_REG_OFFSET && reg < SI_SH_REG_END) {
|
2012-07-17 13:09:03 +01:00
|
|
|
opcode = PKT3_SET_SH_REG;
|
|
|
|
reg -= SI_SH_REG_OFFSET;
|
|
|
|
|
2012-09-28 17:09:16 +01:00
|
|
|
} else if (reg >= SI_CONTEXT_REG_OFFSET && reg < SI_CONTEXT_REG_END) {
|
2012-07-17 13:09:03 +01:00
|
|
|
opcode = PKT3_SET_CONTEXT_REG;
|
|
|
|
reg -= SI_CONTEXT_REG_OFFSET;
|
2012-09-28 17:09:16 +01:00
|
|
|
|
2012-07-17 13:09:03 +01:00
|
|
|
} else {
|
|
|
|
R600_ERR("Invalid register offset %08x!\n", reg);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
reg >>= 2;
|
|
|
|
|
|
|
|
if (opcode != state->last_opcode || reg != (state->last_reg + 1)) {
|
2012-08-02 13:30:06 +01:00
|
|
|
si_pm4_cmd_begin(state, opcode);
|
|
|
|
si_pm4_cmd_add(state, reg);
|
2012-07-17 13:09:03 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
state->last_reg = reg;
|
2012-08-02 13:30:06 +01:00
|
|
|
si_pm4_cmd_add(state, val);
|
|
|
|
si_pm4_cmd_end(state, false);
|
2012-07-17 13:09:03 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
void si_pm4_add_bo(struct si_pm4_state *state,
|
2012-07-24 17:47:19 +01:00
|
|
|
struct si_resource *bo,
|
2012-07-17 13:09:03 +01:00
|
|
|
enum radeon_bo_usage usage)
|
|
|
|
{
|
|
|
|
unsigned idx = state->nbo++;
|
|
|
|
assert(idx < SI_PM4_MAX_BO);
|
|
|
|
|
2012-07-24 17:47:19 +01:00
|
|
|
si_resource_reference(&state->bo[idx], bo);
|
2012-07-17 13:09:03 +01:00
|
|
|
state->bo_usage[idx] = usage;
|
|
|
|
}
|
|
|
|
|
2012-08-12 18:16:48 +01:00
|
|
|
void si_pm4_sh_data_begin(struct si_pm4_state *state)
|
|
|
|
{
|
|
|
|
si_pm4_cmd_begin(state, PKT3_NOP);
|
|
|
|
}
|
|
|
|
|
|
|
|
void si_pm4_sh_data_add(struct si_pm4_state *state, uint32_t dw)
|
|
|
|
{
|
|
|
|
si_pm4_cmd_add(state, dw);
|
|
|
|
}
|
|
|
|
|
2012-09-26 19:42:23 +01:00
|
|
|
void si_pm4_sh_data_end(struct si_pm4_state *state, unsigned base, unsigned idx)
|
2012-08-12 18:16:48 +01:00
|
|
|
{
|
|
|
|
unsigned offs = state->last_pm4 + 1;
|
2012-09-26 19:42:23 +01:00
|
|
|
unsigned reg = base + idx * 4;
|
2012-08-21 12:48:18 +01:00
|
|
|
|
|
|
|
/* Bail if no data was added */
|
|
|
|
if (state->ndw == offs) {
|
|
|
|
state->ndw--;
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2012-08-12 18:16:48 +01:00
|
|
|
si_pm4_cmd_end(state, false);
|
|
|
|
|
|
|
|
si_pm4_cmd_begin(state, PKT3_SET_SH_REG_OFFSET);
|
|
|
|
si_pm4_cmd_add(state, (reg - SI_SH_REG_OFFSET) >> 2);
|
|
|
|
state->relocs[state->nrelocs++] = state->ndw;
|
|
|
|
si_pm4_cmd_add(state, offs << 2);
|
|
|
|
si_pm4_cmd_add(state, 0);
|
|
|
|
si_pm4_cmd_end(state, false);
|
|
|
|
}
|
|
|
|
|
2012-07-17 13:09:03 +01:00
|
|
|
void si_pm4_inval_shader_cache(struct si_pm4_state *state)
|
|
|
|
{
|
|
|
|
state->cp_coher_cntl |= S_0085F0_SH_ICACHE_ACTION_ENA(1);
|
|
|
|
state->cp_coher_cntl |= S_0085F0_SH_KCACHE_ACTION_ENA(1);
|
|
|
|
}
|
|
|
|
|
|
|
|
void si_pm4_inval_texture_cache(struct si_pm4_state *state)
|
|
|
|
{
|
|
|
|
state->cp_coher_cntl |= S_0085F0_TC_ACTION_ENA(1);
|
2013-03-13 16:59:33 +00:00
|
|
|
state->cp_coher_cntl |= S_0085F0_TCL1_ACTION_ENA(1);
|
2012-07-17 13:09:03 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
void si_pm4_inval_fb_cache(struct si_pm4_state *state, unsigned nr_cbufs)
|
|
|
|
{
|
|
|
|
state->cp_coher_cntl |= S_0085F0_CB_ACTION_ENA(1);
|
|
|
|
state->cp_coher_cntl |= ((1 << nr_cbufs) - 1) << S_0085F0_CB0_DEST_BASE_ENA_SHIFT;
|
|
|
|
}
|
|
|
|
|
|
|
|
void si_pm4_inval_zsbuf_cache(struct si_pm4_state *state)
|
|
|
|
{
|
|
|
|
state->cp_coher_cntl |= S_0085F0_DB_ACTION_ENA(1) | S_0085F0_DB_DEST_BASE_ENA(1);
|
|
|
|
}
|
|
|
|
|
|
|
|
void si_pm4_free_state(struct r600_context *rctx,
|
|
|
|
struct si_pm4_state *state,
|
|
|
|
unsigned idx)
|
|
|
|
{
|
|
|
|
if (state == NULL)
|
|
|
|
return;
|
|
|
|
|
2012-08-02 15:15:40 +01:00
|
|
|
if (idx != ~0 && rctx->emitted.array[idx] == state) {
|
2012-07-17 13:09:03 +01:00
|
|
|
rctx->emitted.array[idx] = NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
for (int i = 0; i < state->nbo; ++i) {
|
2012-08-03 15:51:32 +01:00
|
|
|
si_resource_reference(&state->bo[i], NULL);
|
2012-07-17 13:09:03 +01:00
|
|
|
}
|
|
|
|
FREE(state);
|
|
|
|
}
|
|
|
|
|
2012-08-02 15:15:40 +01:00
|
|
|
uint32_t si_pm4_sync_flags(struct r600_context *rctx)
|
|
|
|
{
|
|
|
|
uint32_t cp_coher_cntl = 0;
|
|
|
|
|
|
|
|
for (int i = 0; i < NUMBER_OF_STATES; ++i) {
|
|
|
|
struct si_pm4_state *state = rctx->queued.array[i];
|
|
|
|
|
|
|
|
if (!state || rctx->emitted.array[i] == state)
|
|
|
|
continue;
|
|
|
|
|
|
|
|
cp_coher_cntl |= state->cp_coher_cntl;
|
|
|
|
}
|
|
|
|
return cp_coher_cntl;
|
|
|
|
}
|
|
|
|
|
2012-07-17 13:09:03 +01:00
|
|
|
unsigned si_pm4_dirty_dw(struct r600_context *rctx)
|
|
|
|
{
|
|
|
|
unsigned count = 0;
|
|
|
|
|
|
|
|
for (int i = 0; i < NUMBER_OF_STATES; ++i) {
|
|
|
|
struct si_pm4_state *state = rctx->queued.array[i];
|
|
|
|
|
|
|
|
if (!state || rctx->emitted.array[i] == state)
|
|
|
|
continue;
|
|
|
|
|
|
|
|
count += state->ndw;
|
2013-03-25 15:46:38 +00:00
|
|
|
#if R600_TRACE_CS
|
|
|
|
/* for tracing each states */
|
|
|
|
if (rctx->screen->trace_bo) {
|
|
|
|
count += R600_TRACE_CS_DWORDS;
|
|
|
|
}
|
|
|
|
#endif
|
2012-07-17 13:09:03 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
return count;
|
|
|
|
}
|
|
|
|
|
2012-08-02 15:15:40 +01:00
|
|
|
void si_pm4_emit(struct r600_context *rctx, struct si_pm4_state *state)
|
2012-07-17 13:09:03 +01:00
|
|
|
{
|
|
|
|
struct radeon_winsys_cs *cs = rctx->cs;
|
2012-08-02 15:15:40 +01:00
|
|
|
for (int i = 0; i < state->nbo; ++i) {
|
|
|
|
r600_context_bo_reloc(rctx, state->bo[i],
|
|
|
|
state->bo_usage[i]);
|
|
|
|
}
|
2012-07-17 13:09:03 +01:00
|
|
|
|
2012-08-02 15:15:40 +01:00
|
|
|
memcpy(&cs->buf[cs->cdw], state->pm4, state->ndw * 4);
|
2012-08-12 18:16:48 +01:00
|
|
|
|
|
|
|
for (int i = 0; i < state->nrelocs; ++i) {
|
|
|
|
cs->buf[cs->cdw + state->relocs[i]] += cs->cdw << 2;
|
|
|
|
}
|
|
|
|
|
2012-08-02 15:15:40 +01:00
|
|
|
cs->cdw += state->ndw;
|
2013-03-25 15:46:38 +00:00
|
|
|
|
|
|
|
#if R600_TRACE_CS
|
|
|
|
if (rctx->screen->trace_bo) {
|
|
|
|
r600_trace_emit(rctx);
|
|
|
|
}
|
|
|
|
#endif
|
2012-08-02 15:15:40 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
void si_pm4_emit_dirty(struct r600_context *rctx)
|
|
|
|
{
|
2012-07-17 13:09:03 +01:00
|
|
|
for (int i = 0; i < NUMBER_OF_STATES; ++i) {
|
|
|
|
struct si_pm4_state *state = rctx->queued.array[i];
|
|
|
|
|
|
|
|
if (!state || rctx->emitted.array[i] == state)
|
|
|
|
continue;
|
|
|
|
|
2012-08-02 15:15:40 +01:00
|
|
|
si_pm4_emit(rctx, state);
|
2012-07-17 13:09:03 +01:00
|
|
|
rctx->emitted.array[i] = state;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void si_pm4_reset_emitted(struct r600_context *rctx)
|
|
|
|
{
|
|
|
|
memset(&rctx->emitted, 0, sizeof(rctx->emitted));
|
|
|
|
}
|