mirrors
/
mesa
mirror of https://gitlab.freedesktop.org/mesa/mesa
1
0
Fork 0
Code Issues 9 Packages Projects Releases Wiki Activity

radeonsi/gfx11: enable DCC fast clears for 8-bit and 16-bit formats 

They seem to work fine.

Reviewed-by: Pierre-Eric Pelloux-Prayer <pierre-eric.pelloux-prayer@amd.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/28725>
This commit is contained in:
Marek Olšák 2024-03-24 18:13:04 -04:00 committed by Marge Bot
parent d478693dc6
commit adde1dbae5
1 changed files with 0 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/gallium/drivers/radeonsi/si_clear.c
View File

@ -291,10 +291,6 @@ static bool gfx11_get_dcc_clear_parameters(struct si_screen *sscreen, enum pipe_
unsigned start_bit = UINT_MAX;
unsigned end_bit = 0;
/* TODO: 8bpp and 16bpp fast DCC clears don't work. */
if (desc->block.bits <= 16)
return false;
/* Find the used bit range. */
for (unsigned i = 0; i < 4; i++) {
unsigned swizzle = desc->swizzle[i];