iris: Drop RT flushes from depth stencil clearing flushes.
These write depth and stencil, not color writes, so there's no need to flush the render target.
This commit is contained in:
parent
1d63af0f2c
commit
ecc500398f
|
@ -493,6 +493,7 @@ iris_blit(struct pipe_context *ctx, const struct pipe_blit_info *info)
|
|||
|
||||
iris_flush_and_dirty_for_history(ice, batch, (struct iris_resource *)
|
||||
info->dst.resource,
|
||||
PIPE_CONTROL_RENDER_TARGET_FLUSH,
|
||||
"cache history: post-blit");
|
||||
}
|
||||
|
||||
|
@ -640,6 +641,7 @@ iris_resource_copy_region(struct pipe_context *ctx,
|
|||
}
|
||||
|
||||
iris_flush_and_dirty_for_history(ice, batch, (struct iris_resource *) dst,
|
||||
PIPE_CONTROL_RENDER_TARGET_FLUSH,
|
||||
"cache history: post copy_region");
|
||||
}
|
||||
|
||||
|
|
|
@ -349,6 +349,7 @@ clear_color(struct iris_context *ice,
|
|||
|
||||
blorp_batch_finish(&blorp_batch);
|
||||
iris_flush_and_dirty_for_history(ice, batch, res,
|
||||
PIPE_CONTROL_RENDER_TARGET_FLUSH,
|
||||
"cache history: post color clear");
|
||||
|
||||
iris_resource_finish_render(ice, res, level,
|
||||
|
@ -515,7 +516,7 @@ clear_depth_stencil(struct iris_context *ice,
|
|||
if (z_res && clear_depth &&
|
||||
can_fast_clear_depth(ice, z_res, level, box, depth)) {
|
||||
fast_clear_depth(ice, z_res, level, box, depth);
|
||||
iris_flush_and_dirty_for_history(ice, batch, res,
|
||||
iris_flush_and_dirty_for_history(ice, batch, res, 0,
|
||||
"cache history: post fast Z clear");
|
||||
clear_depth = false;
|
||||
z_res = false;
|
||||
|
@ -552,7 +553,7 @@ clear_depth_stencil(struct iris_context *ice,
|
|||
clear_stencil && stencil_res ? 0xff : 0, stencil);
|
||||
|
||||
blorp_batch_finish(&blorp_batch);
|
||||
iris_flush_and_dirty_for_history(ice, batch, res,
|
||||
iris_flush_and_dirty_for_history(ice, batch, res, 0,
|
||||
"cache history: post slow ZS clear");
|
||||
|
||||
if (z_res) {
|
||||
|
|
|
@ -1572,18 +1572,13 @@ void
|
|||
iris_flush_and_dirty_for_history(struct iris_context *ice,
|
||||
struct iris_batch *batch,
|
||||
struct iris_resource *res,
|
||||
uint32_t extra_flags,
|
||||
const char *reason)
|
||||
{
|
||||
if (res->base.target != PIPE_BUFFER)
|
||||
return;
|
||||
|
||||
uint32_t flush = iris_flush_bits_for_history(res);
|
||||
|
||||
/* We've likely used the rendering engine (i.e. BLORP) to write to this
|
||||
* surface. Flush the render cache so the data actually lands.
|
||||
*/
|
||||
if (batch->name != IRIS_BATCH_COMPUTE)
|
||||
flush |= PIPE_CONTROL_RENDER_TARGET_FLUSH;
|
||||
uint32_t flush = iris_flush_bits_for_history(res) | extra_flags;
|
||||
|
||||
iris_emit_pipe_control_flush(batch, reason, flush);
|
||||
|
||||
|
|
|
@ -268,6 +268,7 @@ uint32_t iris_flush_bits_for_history(struct iris_resource *res);
|
|||
void iris_flush_and_dirty_for_history(struct iris_context *ice,
|
||||
struct iris_batch *batch,
|
||||
struct iris_resource *res,
|
||||
uint32_t extra_flags,
|
||||
const char *reason);
|
||||
|
||||
unsigned iris_get_num_logical_layers(const struct iris_resource *res,
|
||||
|
|
Loading…
Reference in New Issue