i965g: turn on texture tiling by default
This commit is contained in:
parent
6781f624af
commit
bb1cde755b
|
@ -396,5 +396,8 @@ brw_create_screen(struct brw_winsys_screen *sws, uint pci_id)
|
|||
brw_screen_tex_surface_init(bscreen);
|
||||
brw_screen_buffer_init(bscreen);
|
||||
|
||||
bscreen->no_tiling = debug_get_option("BRW_NO_TILING", FALSE);
|
||||
|
||||
|
||||
return &bscreen->base;
|
||||
}
|
||||
|
|
|
@ -45,6 +45,7 @@ struct brw_screen
|
|||
struct pipe_screen base;
|
||||
struct brw_chipset chipset;
|
||||
struct brw_winsys_screen *sws;
|
||||
boolean no_tiling;
|
||||
};
|
||||
|
||||
/**
|
||||
|
|
|
@ -209,13 +209,10 @@ static struct pipe_texture *brw_texture_create( struct pipe_screen *screen,
|
|||
|
||||
/* XXX: No tiling with compressed textures??
|
||||
*/
|
||||
if (tex->compressed == 0
|
||||
/* && bscreen->use_texture_tiling */
|
||||
/* && bscreen->kernel_exec_fencing */)
|
||||
if (tex->compressed == 0 &&
|
||||
!bscreen->no_tiling)
|
||||
{
|
||||
if (1)
|
||||
tex->tiling = BRW_TILING_NONE;
|
||||
else if (bscreen->chipset.is_965 &&
|
||||
if (bscreen->chipset.is_965 &&
|
||||
pf_is_depth_or_stencil(templ->format))
|
||||
tex->tiling = BRW_TILING_Y;
|
||||
else
|
||||
|
|
Loading…
Reference in New Issue