KonstantinSeurer
/
mesa
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

ac/surface: allow displayable DCC with any resolution (e.g. 8K) 

Reviewed-by: Pierre-Eric Pelloux-Prayer <pierre-eric.pelloux-prayer@amd.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/14529>
This commit is contained in:
Marek Olšák 2022-01-13 02:35:08 -05:00
parent e4c582ee71
commit 3cafa3e852
1 changed files with 6 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
src/amd/common/ac_surface.c
View File

@ -1490,6 +1490,12 @@ static bool gfx10_DCN_requires_independent_64B_blocks(const struct radeon_info *
void ac_modifier_max_extent(const struct radeon_info *info,
uint64_t modifier, uint32_t *width, uint32_t *height)
{
/* DCC is supported with any size. The maximum width per display pipe is 5760, but multiple
* display pipes can be used to drive the display.
*/
*width = 16384;
*height = 16384;
if (ac_modifier_has_dcc(modifier)) {
bool independent_64B_blocks = AMD_FMT_MOD_GET(DCC_INDEPENDENT_64B, modifier);
@ -1497,15 +1503,7 @@ void ac_modifier_max_extent(const struct radeon_info *info,
/* For 4K, DCN requires INDEPENDENT_64B_BLOCKS = 1 and MAX_COMPRESSED_BLOCK_SIZE = 64B. */
*width = 2560;
*height = 2560;
} else {
/* DCC is not supported on surfaces above resolutions af 5760. */
*width = 5760;
*height = 5760;
}
} else {
/* Non-dcc modifiers */
*width = 16384;
*height = 16384;
}
}
@ -1525,10 +1523,6 @@ static bool is_dcc_supported_by_DCN(const struct radeon_info *info,
if (info->use_display_dcc_unaligned && (rb_aligned || pipe_aligned))
return false;
/* Big resolutions don't support DCC. */
if (config->info.width > 5760 || config->info.height > 5760)
return false;
switch (info->chip_class) {
case GFX6:
case GFX7: