2010-07-23 22:32:32 +01:00
|
|
|
/*
|
|
|
|
* Copyright 2010 Jerome Glisse <glisse@freedesktop.org>
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
* on the rights to use, copy, modify, merge, publish, distribute, sub
|
|
|
|
* license, and/or sell copies of the Software, and to permit persons to whom
|
|
|
|
* the Software is furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice (including the next
|
|
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
|
|
* Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
|
|
|
|
* DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
|
|
|
|
* OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
|
|
|
|
* USE OR OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
*/
|
2010-09-15 16:47:32 +01:00
|
|
|
#include "radeon.h"
|
2010-07-23 22:32:32 +01:00
|
|
|
#include "r600_context.h"
|
|
|
|
#include "util/u_memory.h"
|
|
|
|
#include "r600_sq.h"
|
2010-09-07 23:49:00 +01:00
|
|
|
#include "r600_opcodes.h"
|
2010-09-15 16:47:32 +01:00
|
|
|
#include "r600_asm.h"
|
2010-07-23 22:32:32 +01:00
|
|
|
#include <stdio.h>
|
|
|
|
#include <errno.h>
|
|
|
|
|
2010-09-08 05:09:40 +01:00
|
|
|
static inline unsigned int r600_bc_get_num_operands(struct r600_bc_alu *alu)
|
|
|
|
{
|
|
|
|
if(alu->is_op3)
|
|
|
|
return 3;
|
|
|
|
|
|
|
|
switch (alu->inst) {
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_NOP:
|
|
|
|
return 0;
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_ADD:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_KILLE:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_KILLGT:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_KILLGE:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_KILLNE:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_MUL:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_MAX:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_MIN:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_SETE:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_SETNE:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_SETGT:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_SETGE:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_PRED_SETE:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_PRED_SETGT:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_PRED_SETGE:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_PRED_SETNE:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_DOT4:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_DOT4_IEEE:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_CUBE:
|
|
|
|
return 2;
|
|
|
|
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_MOV:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_MOVA_FLOOR:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_FRACT:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_FLOOR:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_TRUNC:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_EXP_IEEE:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_LOG_CLAMPED:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_LOG_IEEE:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_RECIP_IEEE:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_RECIPSQRT_IEEE:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_FLT_TO_INT:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_SIN:
|
|
|
|
case V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_COS:
|
|
|
|
return 1;
|
|
|
|
default: R600_ERR(
|
|
|
|
"Need instruction operand number for 0x%x.\n", alu->inst);
|
|
|
|
};
|
|
|
|
|
|
|
|
return 3;
|
|
|
|
}
|
|
|
|
|
2010-07-23 22:32:32 +01:00
|
|
|
int r700_bc_alu_build(struct r600_bc *bc, struct r600_bc_alu *alu, unsigned id);
|
|
|
|
|
|
|
|
static struct r600_bc_cf *r600_bc_cf(void)
|
|
|
|
{
|
|
|
|
struct r600_bc_cf *cf = CALLOC_STRUCT(r600_bc_cf);
|
|
|
|
|
|
|
|
if (cf == NULL)
|
|
|
|
return NULL;
|
|
|
|
LIST_INITHEAD(&cf->list);
|
|
|
|
LIST_INITHEAD(&cf->alu);
|
|
|
|
LIST_INITHEAD(&cf->vtx);
|
2010-07-24 01:55:48 +01:00
|
|
|
LIST_INITHEAD(&cf->tex);
|
2010-07-23 22:32:32 +01:00
|
|
|
return cf;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct r600_bc_alu *r600_bc_alu(void)
|
|
|
|
{
|
|
|
|
struct r600_bc_alu *alu = CALLOC_STRUCT(r600_bc_alu);
|
|
|
|
|
|
|
|
if (alu == NULL)
|
|
|
|
return NULL;
|
|
|
|
LIST_INITHEAD(&alu->list);
|
2010-09-08 05:09:40 +01:00
|
|
|
LIST_INITHEAD(&alu->bs_list);
|
2010-07-23 22:32:32 +01:00
|
|
|
return alu;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct r600_bc_vtx *r600_bc_vtx(void)
|
|
|
|
{
|
|
|
|
struct r600_bc_vtx *vtx = CALLOC_STRUCT(r600_bc_vtx);
|
|
|
|
|
|
|
|
if (vtx == NULL)
|
|
|
|
return NULL;
|
|
|
|
LIST_INITHEAD(&vtx->list);
|
|
|
|
return vtx;
|
|
|
|
}
|
|
|
|
|
2010-07-24 01:55:48 +01:00
|
|
|
static struct r600_bc_tex *r600_bc_tex(void)
|
|
|
|
{
|
|
|
|
struct r600_bc_tex *tex = CALLOC_STRUCT(r600_bc_tex);
|
|
|
|
|
|
|
|
if (tex == NULL)
|
|
|
|
return NULL;
|
|
|
|
LIST_INITHEAD(&tex->list);
|
|
|
|
return tex;
|
|
|
|
}
|
|
|
|
|
2010-07-23 22:32:32 +01:00
|
|
|
int r600_bc_init(struct r600_bc *bc, enum radeon_family family)
|
|
|
|
{
|
|
|
|
LIST_INITHEAD(&bc->cf);
|
|
|
|
bc->family = family;
|
2010-08-19 05:43:11 +01:00
|
|
|
switch (bc->family) {
|
|
|
|
case CHIP_R600:
|
|
|
|
case CHIP_RV610:
|
|
|
|
case CHIP_RV630:
|
|
|
|
case CHIP_RV670:
|
|
|
|
case CHIP_RV620:
|
|
|
|
case CHIP_RV635:
|
|
|
|
case CHIP_RS780:
|
|
|
|
case CHIP_RS880:
|
|
|
|
bc->chiprev = 0;
|
|
|
|
break;
|
|
|
|
case CHIP_RV770:
|
|
|
|
case CHIP_RV730:
|
|
|
|
case CHIP_RV710:
|
|
|
|
case CHIP_RV740:
|
|
|
|
bc->chiprev = 1;
|
|
|
|
break;
|
2010-09-03 05:38:41 +01:00
|
|
|
case CHIP_CEDAR:
|
|
|
|
case CHIP_REDWOOD:
|
|
|
|
case CHIP_JUNIPER:
|
|
|
|
case CHIP_CYPRESS:
|
|
|
|
case CHIP_HEMLOCK:
|
|
|
|
bc->chiprev = 2;
|
|
|
|
break;
|
2010-08-19 05:43:11 +01:00
|
|
|
default:
|
|
|
|
R600_ERR("unknown family %d\n", bc->family);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
2010-07-23 22:32:32 +01:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int r600_bc_add_cf(struct r600_bc *bc)
|
|
|
|
{
|
|
|
|
struct r600_bc_cf *cf = r600_bc_cf();
|
|
|
|
|
|
|
|
if (cf == NULL)
|
|
|
|
return -ENOMEM;
|
|
|
|
LIST_ADDTAIL(&cf->list, &bc->cf);
|
|
|
|
if (bc->cf_last)
|
|
|
|
cf->id = bc->cf_last->id + 2;
|
|
|
|
bc->cf_last = cf;
|
|
|
|
bc->ncf++;
|
|
|
|
bc->ndw += 2;
|
2010-08-03 19:14:58 +01:00
|
|
|
bc->force_add_cf = 0;
|
2010-07-23 22:32:32 +01:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int r600_bc_add_output(struct r600_bc *bc, const struct r600_bc_output *output)
|
|
|
|
{
|
|
|
|
int r;
|
|
|
|
|
|
|
|
r = r600_bc_add_cf(bc);
|
|
|
|
if (r)
|
|
|
|
return r;
|
|
|
|
bc->cf_last->inst = output->inst;
|
|
|
|
memcpy(&bc->cf_last->output, output, sizeof(struct r600_bc_output));
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-09-08 05:09:40 +01:00
|
|
|
const unsigned bank_swizzle_vec[8] = {SQ_ALU_VEC_210, //000
|
|
|
|
SQ_ALU_VEC_120, //001
|
|
|
|
SQ_ALU_VEC_102, //010
|
|
|
|
|
|
|
|
SQ_ALU_VEC_201, //011
|
|
|
|
SQ_ALU_VEC_012, //100
|
|
|
|
SQ_ALU_VEC_021, //101
|
|
|
|
|
|
|
|
SQ_ALU_VEC_012, //110
|
|
|
|
SQ_ALU_VEC_012}; //111
|
|
|
|
|
|
|
|
const unsigned bank_swizzle_scl[8] = {SQ_ALU_SCL_210, //000
|
|
|
|
SQ_ALU_SCL_122, //001
|
|
|
|
SQ_ALU_SCL_122, //010
|
|
|
|
|
|
|
|
SQ_ALU_SCL_221, //011
|
|
|
|
SQ_ALU_SCL_212, //100
|
|
|
|
SQ_ALU_SCL_122, //101
|
|
|
|
|
|
|
|
SQ_ALU_SCL_122, //110
|
|
|
|
SQ_ALU_SCL_122}; //111
|
|
|
|
|
|
|
|
static int init_gpr(struct r600_bc_alu *alu)
|
|
|
|
{
|
|
|
|
int cycle, component;
|
|
|
|
/* set up gpr use */
|
|
|
|
for (cycle = 0; cycle < NUM_OF_CYCLES; cycle++)
|
|
|
|
for (component = 0; component < NUM_OF_COMPONENTS; component++)
|
|
|
|
alu->hw_gpr[cycle][component] = -1;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-09-10 05:07:49 +01:00
|
|
|
#if 0
|
2010-09-08 05:09:40 +01:00
|
|
|
static int reserve_gpr(struct r600_bc_alu *alu, unsigned sel, unsigned chan, unsigned cycle)
|
|
|
|
{
|
|
|
|
if (alu->hw_gpr[cycle][chan] < 0)
|
|
|
|
alu->hw_gpr[cycle][chan] = sel;
|
|
|
|
else if (alu->hw_gpr[cycle][chan] != (int)sel) {
|
|
|
|
R600_ERR("Another scalar operation has already used GPR read port for channel\n");
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int cycle_for_scalar_bank_swizzle(const int swiz, const int sel, unsigned *p_cycle)
|
|
|
|
{
|
|
|
|
int table[3];
|
|
|
|
int ret = 0;
|
|
|
|
switch (swiz) {
|
|
|
|
case SQ_ALU_SCL_210:
|
|
|
|
table[0] = 2; table[1] = 1; table[2] = 0;
|
|
|
|
*p_cycle = table[sel];
|
|
|
|
break;
|
|
|
|
case SQ_ALU_SCL_122:
|
|
|
|
table[0] = 1; table[1] = 2; table[2] = 2;
|
|
|
|
*p_cycle = table[sel];
|
|
|
|
break;
|
|
|
|
case SQ_ALU_SCL_212:
|
|
|
|
table[0] = 2; table[1] = 1; table[2] = 2;
|
|
|
|
*p_cycle = table[sel];
|
|
|
|
break;
|
|
|
|
case SQ_ALU_SCL_221:
|
|
|
|
table[0] = 2; table[1] = 2; table[2] = 1;
|
|
|
|
*p_cycle = table[sel];
|
|
|
|
break;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
R600_ERR("bad scalar bank swizzle value\n");
|
|
|
|
ret = -1;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int cycle_for_vector_bank_swizzle(const int swiz, const int sel, unsigned *p_cycle)
|
|
|
|
{
|
|
|
|
int table[3];
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
switch (swiz) {
|
|
|
|
case SQ_ALU_VEC_012:
|
|
|
|
table[0] = 0; table[1] = 1; table[2] = 2;
|
|
|
|
*p_cycle = table[sel];
|
|
|
|
break;
|
|
|
|
case SQ_ALU_VEC_021:
|
|
|
|
table[0] = 0; table[1] = 2; table[2] = 1;
|
|
|
|
*p_cycle = table[sel];
|
|
|
|
break;
|
|
|
|
case SQ_ALU_VEC_120:
|
|
|
|
table[0] = 1; table[1] = 2; table[2] = 0;
|
|
|
|
*p_cycle = table[sel];
|
|
|
|
break;
|
|
|
|
case SQ_ALU_VEC_102:
|
|
|
|
table[0] = 1; table[1] = 0; table[2] = 2;
|
|
|
|
*p_cycle = table[sel];
|
|
|
|
break;
|
|
|
|
case SQ_ALU_VEC_201:
|
|
|
|
table[0] = 2; table[1] = 0; table[2] = 1;
|
|
|
|
*p_cycle = table[sel];
|
|
|
|
break;
|
|
|
|
case SQ_ALU_VEC_210:
|
|
|
|
table[0] = 2; table[1] = 1; table[2] = 0;
|
|
|
|
*p_cycle = table[sel];
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
R600_ERR("bad vector bank swizzle value\n");
|
|
|
|
ret = -1;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2010-09-10 05:07:49 +01:00
|
|
|
|
2010-09-08 05:09:40 +01:00
|
|
|
|
|
|
|
static void update_chan_counter(struct r600_bc_alu *alu, int *chan_counter)
|
|
|
|
{
|
|
|
|
int num_src;
|
|
|
|
int i;
|
|
|
|
int channel_swizzle;
|
|
|
|
|
|
|
|
num_src = r600_bc_get_num_operands(alu);
|
|
|
|
|
|
|
|
for (i = 0; i < num_src; i++) {
|
|
|
|
channel_swizzle = alu->src[i].chan;
|
|
|
|
if ((alu->src[i].sel > 0 && alu->src[i].sel < 128) && channel_swizzle <= 3)
|
|
|
|
chan_counter[channel_swizzle]++;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* we need something like this I think - but this is bogus */
|
|
|
|
int check_read_slots(struct r600_bc *bc, struct r600_bc_alu *alu_first)
|
|
|
|
{
|
|
|
|
struct r600_bc_alu *alu;
|
|
|
|
int chan_counter[4] = { 0 };
|
|
|
|
|
|
|
|
update_chan_counter(alu_first, chan_counter);
|
|
|
|
|
|
|
|
LIST_FOR_EACH_ENTRY(alu, &alu_first->bs_list, bs_list) {
|
|
|
|
update_chan_counter(alu, chan_counter);
|
|
|
|
}
|
|
|
|
|
|
|
|
if (chan_counter[0] > 3 ||
|
|
|
|
chan_counter[1] > 3 ||
|
|
|
|
chan_counter[2] > 3 ||
|
|
|
|
chan_counter[3] > 3) {
|
|
|
|
R600_ERR("needed to split instruction for input ran out of banks %x %d %d %d %d\n",
|
|
|
|
alu_first->inst, chan_counter[0], chan_counter[1], chan_counter[2], chan_counter[3]);
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2010-09-10 05:07:49 +01:00
|
|
|
static int is_const(int sel)
|
|
|
|
{
|
|
|
|
if (sel > 255 && sel < 512)
|
|
|
|
return 1;
|
|
|
|
if (sel >= V_SQ_ALU_SRC_0 && sel <= V_SQ_ALU_SRC_LITERAL)
|
|
|
|
return 1;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-09-08 05:09:40 +01:00
|
|
|
static int check_scalar(struct r600_bc *bc, struct r600_bc_alu *alu)
|
|
|
|
{
|
|
|
|
unsigned swizzle_key;
|
|
|
|
|
2010-09-03 05:38:41 +01:00
|
|
|
if (alu->bank_swizzle_force) {
|
|
|
|
alu->bank_swizzle = alu->bank_swizzle_force;
|
2010-09-10 05:07:49 +01:00
|
|
|
return 0;
|
2010-09-03 05:38:41 +01:00
|
|
|
}
|
2010-09-08 05:09:40 +01:00
|
|
|
swizzle_key = (is_const(alu->src[0].sel) ? 4 : 0 ) +
|
|
|
|
(is_const(alu->src[1].sel) ? 2 : 0 ) +
|
|
|
|
(is_const(alu->src[2].sel) ? 1 : 0 );
|
|
|
|
|
|
|
|
alu->bank_swizzle = bank_swizzle_scl[swizzle_key];
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int check_vector(struct r600_bc *bc, struct r600_bc_alu *alu)
|
|
|
|
{
|
|
|
|
unsigned swizzle_key;
|
|
|
|
|
2010-09-03 05:38:41 +01:00
|
|
|
if (alu->bank_swizzle_force) {
|
|
|
|
alu->bank_swizzle = alu->bank_swizzle_force;
|
2010-09-10 05:07:49 +01:00
|
|
|
return 0;
|
2010-09-03 05:38:41 +01:00
|
|
|
}
|
2010-09-08 05:09:40 +01:00
|
|
|
swizzle_key = (is_const(alu->src[0].sel) ? 4 : 0 ) +
|
|
|
|
(is_const(alu->src[1].sel) ? 2 : 0 ) +
|
|
|
|
(is_const(alu->src[2].sel) ? 1 : 0 );
|
|
|
|
|
|
|
|
alu->bank_swizzle = bank_swizzle_vec[swizzle_key];
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int check_and_set_bank_swizzle(struct r600_bc *bc, struct r600_bc_alu *alu_first)
|
|
|
|
{
|
2010-09-15 13:31:31 +01:00
|
|
|
struct r600_bc_alu *alu = NULL;
|
2010-09-08 05:09:40 +01:00
|
|
|
int num_instr = 1;
|
|
|
|
|
|
|
|
init_gpr(alu_first);
|
|
|
|
|
|
|
|
LIST_FOR_EACH_ENTRY(alu, &alu_first->bs_list, bs_list) {
|
|
|
|
num_instr++;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (num_instr == 1) {
|
|
|
|
check_scalar(bc, alu_first);
|
|
|
|
|
|
|
|
} else {
|
|
|
|
/* check_read_slots(bc, bc->cf_last->curr_bs_head);*/
|
|
|
|
check_vector(bc, alu_first);
|
|
|
|
LIST_FOR_EACH_ENTRY(alu, &alu_first->bs_list, bs_list) {
|
|
|
|
check_vector(bc, alu);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-08-25 06:57:41 +01:00
|
|
|
int r600_bc_add_alu_type(struct r600_bc *bc, const struct r600_bc_alu *alu, int type)
|
2010-07-23 22:32:32 +01:00
|
|
|
{
|
|
|
|
struct r600_bc_alu *nalu = r600_bc_alu();
|
|
|
|
struct r600_bc_alu *lalu;
|
|
|
|
int i, r;
|
|
|
|
|
|
|
|
if (nalu == NULL)
|
|
|
|
return -ENOMEM;
|
|
|
|
memcpy(nalu, alu, sizeof(struct r600_bc_alu));
|
|
|
|
nalu->nliteral = 0;
|
|
|
|
|
|
|
|
/* cf can contains only alu or only vtx or only tex */
|
2010-08-25 06:57:41 +01:00
|
|
|
if (bc->cf_last == NULL || bc->cf_last->inst != (type << 3) ||
|
2010-08-03 19:14:58 +01:00
|
|
|
bc->force_add_cf) {
|
2010-08-02 22:41:52 +01:00
|
|
|
/* at most 128 slots, one add alu can add 4 slots + 4 constant worst case */
|
2010-07-23 22:32:32 +01:00
|
|
|
r = r600_bc_add_cf(bc);
|
|
|
|
if (r) {
|
|
|
|
free(nalu);
|
|
|
|
return r;
|
|
|
|
}
|
2010-08-25 06:57:41 +01:00
|
|
|
bc->cf_last->inst = (type << 3);
|
2010-07-23 22:32:32 +01:00
|
|
|
}
|
2010-09-08 05:09:40 +01:00
|
|
|
if (!bc->cf_last->curr_bs_head) {
|
|
|
|
bc->cf_last->curr_bs_head = nalu;
|
|
|
|
LIST_INITHEAD(&nalu->bs_list);
|
|
|
|
} else {
|
|
|
|
LIST_ADDTAIL(&nalu->bs_list, &bc->cf_last->curr_bs_head->bs_list);
|
|
|
|
}
|
2010-08-03 19:14:58 +01:00
|
|
|
if (alu->last && (bc->cf_last->ndw >> 1) >= 124) {
|
|
|
|
bc->force_add_cf = 1;
|
|
|
|
}
|
2010-07-23 22:32:32 +01:00
|
|
|
/* number of gpr == the last gpr used in any alu */
|
|
|
|
for (i = 0; i < 3; i++) {
|
|
|
|
if (alu->src[i].sel >= bc->ngpr && alu->src[i].sel < 128) {
|
|
|
|
bc->ngpr = alu->src[i].sel + 1;
|
|
|
|
}
|
|
|
|
/* compute how many literal are needed
|
|
|
|
* either 2 or 4 literals
|
|
|
|
*/
|
|
|
|
if (alu->src[i].sel == 253) {
|
|
|
|
if (((alu->src[i].chan + 2) & 0x6) > nalu->nliteral) {
|
|
|
|
nalu->nliteral = (alu->src[i].chan + 2) & 0x6;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
if (!LIST_IS_EMPTY(&bc->cf_last->alu)) {
|
|
|
|
lalu = LIST_ENTRY(struct r600_bc_alu, bc->cf_last->alu.prev, list);
|
|
|
|
if (!lalu->last && lalu->nliteral > nalu->nliteral) {
|
|
|
|
nalu->nliteral = lalu->nliteral;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
if (alu->dst.sel >= bc->ngpr) {
|
|
|
|
bc->ngpr = alu->dst.sel + 1;
|
|
|
|
}
|
|
|
|
LIST_ADDTAIL(&nalu->list, &bc->cf_last->alu);
|
|
|
|
/* each alu use 2 dwords */
|
|
|
|
bc->cf_last->ndw += 2;
|
|
|
|
bc->ndw += 2;
|
2010-09-07 23:41:57 +01:00
|
|
|
|
|
|
|
if (bc->use_mem_constant)
|
|
|
|
bc->cf_last->kcache0_mode = 2;
|
|
|
|
|
2010-09-08 05:09:40 +01:00
|
|
|
/* process cur ALU instructions for bank swizzle */
|
|
|
|
if (alu->last) {
|
|
|
|
check_and_set_bank_swizzle(bc, bc->cf_last->curr_bs_head);
|
|
|
|
bc->cf_last->curr_bs_head = NULL;
|
|
|
|
}
|
2010-07-23 22:32:32 +01:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-08-25 06:57:41 +01:00
|
|
|
int r600_bc_add_alu(struct r600_bc *bc, const struct r600_bc_alu *alu)
|
|
|
|
{
|
2010-09-03 05:38:41 +01:00
|
|
|
return r600_bc_add_alu_type(bc, alu, BC_INST(bc, V_SQ_CF_ALU_WORD1_SQ_CF_INST_ALU));
|
2010-08-25 06:57:41 +01:00
|
|
|
}
|
|
|
|
|
2010-07-23 22:32:32 +01:00
|
|
|
int r600_bc_add_literal(struct r600_bc *bc, const u32 *value)
|
|
|
|
{
|
|
|
|
struct r600_bc_alu *alu;
|
|
|
|
|
2010-07-24 01:55:48 +01:00
|
|
|
if (bc->cf_last == NULL) {
|
2010-08-11 19:26:07 +01:00
|
|
|
return 0;
|
2010-07-24 01:55:48 +01:00
|
|
|
}
|
|
|
|
if (bc->cf_last->inst == V_SQ_CF_WORD1_SQ_CF_INST_TEX) {
|
|
|
|
return 0;
|
|
|
|
}
|
2010-09-03 05:38:41 +01:00
|
|
|
/* all same on EG */
|
2010-08-25 06:57:41 +01:00
|
|
|
if (bc->cf_last->inst == V_SQ_CF_WORD1_SQ_CF_INST_JUMP ||
|
|
|
|
bc->cf_last->inst == V_SQ_CF_WORD1_SQ_CF_INST_ELSE ||
|
2010-08-27 07:08:55 +01:00
|
|
|
bc->cf_last->inst == V_SQ_CF_WORD1_SQ_CF_INST_LOOP_START_NO_AL ||
|
|
|
|
bc->cf_last->inst == V_SQ_CF_WORD1_SQ_CF_INST_LOOP_BREAK ||
|
|
|
|
bc->cf_last->inst == V_SQ_CF_WORD1_SQ_CF_INST_LOOP_CONTINUE ||
|
|
|
|
bc->cf_last->inst == V_SQ_CF_WORD1_SQ_CF_INST_LOOP_END ||
|
2010-08-25 06:57:41 +01:00
|
|
|
bc->cf_last->inst == V_SQ_CF_WORD1_SQ_CF_INST_POP) {
|
|
|
|
return 0;
|
|
|
|
}
|
2010-09-03 05:38:41 +01:00
|
|
|
/* same on EG */
|
2010-08-25 06:57:41 +01:00
|
|
|
if (((bc->cf_last->inst != (V_SQ_CF_ALU_WORD1_SQ_CF_INST_ALU << 3)) &&
|
|
|
|
(bc->cf_last->inst != (V_SQ_CF_ALU_WORD1_SQ_CF_INST_ALU_PUSH_BEFORE << 3))) ||
|
2010-07-23 22:32:32 +01:00
|
|
|
LIST_IS_EMPTY(&bc->cf_last->alu)) {
|
|
|
|
R600_ERR("last CF is not ALU (%p)\n", bc->cf_last);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
alu = LIST_ENTRY(struct r600_bc_alu, bc->cf_last->alu.prev, list);
|
2010-08-10 16:52:00 +01:00
|
|
|
if (!alu->last || !alu->nliteral || alu->literal_added) {
|
2010-07-23 22:32:32 +01:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
memcpy(alu->value, value, 4 * 4);
|
|
|
|
bc->cf_last->ndw += alu->nliteral;
|
|
|
|
bc->ndw += alu->nliteral;
|
2010-08-10 16:52:00 +01:00
|
|
|
alu->literal_added = 1;
|
2010-07-23 22:32:32 +01:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int r600_bc_add_vtx(struct r600_bc *bc, const struct r600_bc_vtx *vtx)
|
|
|
|
{
|
|
|
|
struct r600_bc_vtx *nvtx = r600_bc_vtx();
|
|
|
|
int r;
|
|
|
|
|
|
|
|
if (nvtx == NULL)
|
|
|
|
return -ENOMEM;
|
|
|
|
memcpy(nvtx, vtx, sizeof(struct r600_bc_vtx));
|
|
|
|
|
|
|
|
/* cf can contains only alu or only vtx or only tex */
|
|
|
|
if (bc->cf_last == NULL ||
|
|
|
|
(bc->cf_last->inst != V_SQ_CF_WORD1_SQ_CF_INST_VTX &&
|
|
|
|
bc->cf_last->inst != V_SQ_CF_WORD1_SQ_CF_INST_VTX_TC)) {
|
|
|
|
r = r600_bc_add_cf(bc);
|
|
|
|
if (r) {
|
|
|
|
free(nvtx);
|
|
|
|
return r;
|
|
|
|
}
|
|
|
|
bc->cf_last->inst = V_SQ_CF_WORD1_SQ_CF_INST_VTX;
|
|
|
|
}
|
|
|
|
LIST_ADDTAIL(&nvtx->list, &bc->cf_last->vtx);
|
2010-07-24 01:55:48 +01:00
|
|
|
/* each fetch use 4 dwords */
|
2010-07-23 22:32:32 +01:00
|
|
|
bc->cf_last->ndw += 4;
|
|
|
|
bc->ndw += 4;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-07-24 01:55:48 +01:00
|
|
|
int r600_bc_add_tex(struct r600_bc *bc, const struct r600_bc_tex *tex)
|
|
|
|
{
|
|
|
|
struct r600_bc_tex *ntex = r600_bc_tex();
|
|
|
|
int r;
|
|
|
|
|
|
|
|
if (ntex == NULL)
|
|
|
|
return -ENOMEM;
|
|
|
|
memcpy(ntex, tex, sizeof(struct r600_bc_tex));
|
|
|
|
|
|
|
|
/* cf can contains only alu or only vtx or only tex */
|
|
|
|
if (bc->cf_last == NULL ||
|
|
|
|
bc->cf_last->inst != V_SQ_CF_WORD1_SQ_CF_INST_TEX) {
|
|
|
|
r = r600_bc_add_cf(bc);
|
|
|
|
if (r) {
|
|
|
|
free(ntex);
|
|
|
|
return r;
|
|
|
|
}
|
|
|
|
bc->cf_last->inst = V_SQ_CF_WORD1_SQ_CF_INST_TEX;
|
|
|
|
}
|
|
|
|
LIST_ADDTAIL(&ntex->list, &bc->cf_last->tex);
|
|
|
|
/* each texture fetch use 4 dwords */
|
|
|
|
bc->cf_last->ndw += 4;
|
|
|
|
bc->ndw += 4;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-08-25 06:57:41 +01:00
|
|
|
int r600_bc_add_cfinst(struct r600_bc *bc, int inst)
|
|
|
|
{
|
|
|
|
int r;
|
|
|
|
r = r600_bc_add_cf(bc);
|
|
|
|
if (r)
|
|
|
|
return r;
|
|
|
|
|
|
|
|
bc->cf_last->cond = V_SQ_CF_COND_ACTIVE;
|
|
|
|
bc->cf_last->inst = inst;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-09-03 05:38:41 +01:00
|
|
|
/* common to all 3 families */
|
2010-07-24 01:55:48 +01:00
|
|
|
static int r600_bc_vtx_build(struct r600_bc *bc, struct r600_bc_vtx *vtx, unsigned id)
|
2010-07-23 22:32:32 +01:00
|
|
|
{
|
|
|
|
bc->bytecode[id++] = S_SQ_VTX_WORD0_BUFFER_ID(vtx->buffer_id) |
|
|
|
|
S_SQ_VTX_WORD0_SRC_GPR(vtx->src_gpr) |
|
|
|
|
S_SQ_VTX_WORD0_SRC_SEL_X(vtx->src_sel_x) |
|
|
|
|
S_SQ_VTX_WORD0_MEGA_FETCH_COUNT(vtx->mega_fetch_count);
|
|
|
|
bc->bytecode[id++] = S_SQ_VTX_WORD1_DST_SEL_X(vtx->dst_sel_x) |
|
|
|
|
S_SQ_VTX_WORD1_DST_SEL_Y(vtx->dst_sel_y) |
|
|
|
|
S_SQ_VTX_WORD1_DST_SEL_Z(vtx->dst_sel_z) |
|
|
|
|
S_SQ_VTX_WORD1_DST_SEL_W(vtx->dst_sel_w) |
|
|
|
|
S_SQ_VTX_WORD1_USE_CONST_FIELDS(1) |
|
|
|
|
S_SQ_VTX_WORD1_GPR_DST_GPR(vtx->dst_gpr);
|
|
|
|
bc->bytecode[id++] = S_SQ_VTX_WORD2_MEGA_FETCH(1);
|
|
|
|
bc->bytecode[id++] = 0;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-09-03 05:38:41 +01:00
|
|
|
/* common to all 3 families */
|
2010-07-24 01:55:48 +01:00
|
|
|
static int r600_bc_tex_build(struct r600_bc *bc, struct r600_bc_tex *tex, unsigned id)
|
|
|
|
{
|
|
|
|
bc->bytecode[id++] = S_SQ_TEX_WORD0_TEX_INST(tex->inst) |
|
|
|
|
S_SQ_TEX_WORD0_RESOURCE_ID(tex->resource_id) |
|
|
|
|
S_SQ_TEX_WORD0_SRC_GPR(tex->src_gpr) |
|
|
|
|
S_SQ_TEX_WORD0_SRC_REL(tex->src_rel);
|
|
|
|
bc->bytecode[id++] = S_SQ_TEX_WORD1_DST_GPR(tex->dst_gpr) |
|
|
|
|
S_SQ_TEX_WORD1_DST_REL(tex->dst_rel) |
|
|
|
|
S_SQ_TEX_WORD1_DST_SEL_X(tex->dst_sel_x) |
|
|
|
|
S_SQ_TEX_WORD1_DST_SEL_Y(tex->dst_sel_y) |
|
|
|
|
S_SQ_TEX_WORD1_DST_SEL_Z(tex->dst_sel_z) |
|
|
|
|
S_SQ_TEX_WORD1_DST_SEL_W(tex->dst_sel_w) |
|
|
|
|
S_SQ_TEX_WORD1_LOD_BIAS(tex->lod_bias) |
|
|
|
|
S_SQ_TEX_WORD1_COORD_TYPE_X(tex->coord_type_x) |
|
|
|
|
S_SQ_TEX_WORD1_COORD_TYPE_Y(tex->coord_type_y) |
|
|
|
|
S_SQ_TEX_WORD1_COORD_TYPE_Z(tex->coord_type_z) |
|
|
|
|
S_SQ_TEX_WORD1_COORD_TYPE_W(tex->coord_type_w);
|
|
|
|
bc->bytecode[id++] = S_SQ_TEX_WORD2_OFFSET_X(tex->offset_x) |
|
|
|
|
S_SQ_TEX_WORD2_OFFSET_Y(tex->offset_y) |
|
|
|
|
S_SQ_TEX_WORD2_OFFSET_Z(tex->offset_z) |
|
|
|
|
S_SQ_TEX_WORD2_SAMPLER_ID(tex->sampler_id) |
|
|
|
|
S_SQ_TEX_WORD2_SRC_SEL_X(tex->src_sel_x) |
|
|
|
|
S_SQ_TEX_WORD2_SRC_SEL_Y(tex->src_sel_y) |
|
|
|
|
S_SQ_TEX_WORD2_SRC_SEL_Z(tex->src_sel_z) |
|
|
|
|
S_SQ_TEX_WORD2_SRC_SEL_W(tex->src_sel_w);
|
|
|
|
bc->bytecode[id++] = 0;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-09-03 05:38:41 +01:00
|
|
|
/* r600 only, r700/eg bits in r700_asm.c */
|
2010-08-09 13:57:56 +01:00
|
|
|
static int r600_bc_alu_build(struct r600_bc *bc, struct r600_bc_alu *alu, unsigned id)
|
2010-07-23 22:32:32 +01:00
|
|
|
{
|
|
|
|
unsigned i;
|
|
|
|
|
|
|
|
/* don't replace gpr by pv or ps for destination register */
|
2010-08-30 05:13:01 +01:00
|
|
|
bc->bytecode[id++] = S_SQ_ALU_WORD0_SRC0_SEL(alu->src[0].sel) |
|
2010-08-30 06:19:20 +01:00
|
|
|
S_SQ_ALU_WORD0_SRC0_REL(alu->src[0].rel) |
|
2010-08-30 05:13:01 +01:00
|
|
|
S_SQ_ALU_WORD0_SRC0_CHAN(alu->src[0].chan) |
|
|
|
|
S_SQ_ALU_WORD0_SRC0_NEG(alu->src[0].neg) |
|
|
|
|
S_SQ_ALU_WORD0_SRC1_SEL(alu->src[1].sel) |
|
2010-08-30 06:19:20 +01:00
|
|
|
S_SQ_ALU_WORD0_SRC1_REL(alu->src[1].rel) |
|
2010-08-30 05:13:01 +01:00
|
|
|
S_SQ_ALU_WORD0_SRC1_CHAN(alu->src[1].chan) |
|
|
|
|
S_SQ_ALU_WORD0_SRC1_NEG(alu->src[1].neg) |
|
|
|
|
S_SQ_ALU_WORD0_LAST(alu->last);
|
|
|
|
|
2010-07-23 22:32:32 +01:00
|
|
|
if (alu->is_op3) {
|
|
|
|
bc->bytecode[id++] = S_SQ_ALU_WORD1_DST_GPR(alu->dst.sel) |
|
|
|
|
S_SQ_ALU_WORD1_DST_CHAN(alu->dst.chan) |
|
2010-08-30 06:19:20 +01:00
|
|
|
S_SQ_ALU_WORD1_DST_REL(alu->dst.rel) |
|
2010-07-29 19:51:06 +01:00
|
|
|
S_SQ_ALU_WORD1_CLAMP(alu->dst.clamp) |
|
2010-07-23 22:32:32 +01:00
|
|
|
S_SQ_ALU_WORD1_OP3_SRC2_SEL(alu->src[2].sel) |
|
2010-08-30 06:19:20 +01:00
|
|
|
S_SQ_ALU_WORD1_OP3_SRC2_REL(alu->src[2].rel) |
|
2010-07-23 22:32:32 +01:00
|
|
|
S_SQ_ALU_WORD1_OP3_SRC2_CHAN(alu->src[2].chan) |
|
|
|
|
S_SQ_ALU_WORD1_OP3_SRC2_NEG(alu->src[2].neg) |
|
|
|
|
S_SQ_ALU_WORD1_OP3_ALU_INST(alu->inst) |
|
2010-09-08 05:09:40 +01:00
|
|
|
S_SQ_ALU_WORD1_BANK_SWIZZLE(alu->bank_swizzle);
|
2010-07-23 22:32:32 +01:00
|
|
|
} else {
|
|
|
|
bc->bytecode[id++] = S_SQ_ALU_WORD1_DST_GPR(alu->dst.sel) |
|
|
|
|
S_SQ_ALU_WORD1_DST_CHAN(alu->dst.chan) |
|
2010-08-30 06:19:20 +01:00
|
|
|
S_SQ_ALU_WORD1_DST_REL(alu->dst.rel) |
|
2010-07-29 19:51:06 +01:00
|
|
|
S_SQ_ALU_WORD1_CLAMP(alu->dst.clamp) |
|
2010-07-23 22:32:32 +01:00
|
|
|
S_SQ_ALU_WORD1_OP2_SRC0_ABS(alu->src[0].abs) |
|
|
|
|
S_SQ_ALU_WORD1_OP2_SRC1_ABS(alu->src[1].abs) |
|
|
|
|
S_SQ_ALU_WORD1_OP2_WRITE_MASK(alu->dst.write) |
|
|
|
|
S_SQ_ALU_WORD1_OP2_ALU_INST(alu->inst) |
|
2010-09-08 05:09:40 +01:00
|
|
|
S_SQ_ALU_WORD1_BANK_SWIZZLE(alu->bank_swizzle) |
|
2010-08-25 06:57:41 +01:00
|
|
|
S_SQ_ALU_WORD1_OP2_UPDATE_EXECUTE_MASK(alu->predicate) |
|
|
|
|
S_SQ_ALU_WORD1_OP2_UPDATE_PRED(alu->predicate);
|
2010-07-23 22:32:32 +01:00
|
|
|
}
|
|
|
|
if (alu->last) {
|
2010-08-31 00:02:02 +01:00
|
|
|
if (alu->nliteral && !alu->literal_added) {
|
2010-09-06 00:13:12 +01:00
|
|
|
R600_ERR("Bug in ALU processing for instruction 0x%08x, literal not added correctly\n", alu->inst);
|
2010-08-31 00:02:02 +01:00
|
|
|
}
|
2010-07-23 22:32:32 +01:00
|
|
|
for (i = 0; i < alu->nliteral; i++) {
|
|
|
|
bc->bytecode[id++] = alu->value[i];
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-09-03 05:38:41 +01:00
|
|
|
/* common for r600/r700 - eg in eg_asm.c */
|
2010-08-09 13:57:56 +01:00
|
|
|
static int r600_bc_cf_build(struct r600_bc *bc, struct r600_bc_cf *cf)
|
2010-07-23 22:32:32 +01:00
|
|
|
{
|
|
|
|
unsigned id = cf->id;
|
|
|
|
|
|
|
|
switch (cf->inst) {
|
|
|
|
case (V_SQ_CF_ALU_WORD1_SQ_CF_INST_ALU << 3):
|
2010-08-25 06:57:41 +01:00
|
|
|
case (V_SQ_CF_ALU_WORD1_SQ_CF_INST_ALU_PUSH_BEFORE << 3):
|
2010-09-07 23:41:57 +01:00
|
|
|
bc->bytecode[id++] = S_SQ_CF_ALU_WORD0_ADDR(cf->addr >> 1) |
|
|
|
|
S_SQ_CF_ALU_WORD0_KCACHE_MODE0(cf->kcache0_mode);
|
|
|
|
|
2010-07-23 22:32:32 +01:00
|
|
|
bc->bytecode[id++] = S_SQ_CF_ALU_WORD1_CF_INST(cf->inst >> 3) |
|
|
|
|
S_SQ_CF_ALU_WORD1_BARRIER(1) |
|
2010-09-19 08:25:50 +01:00
|
|
|
S_SQ_CF_ALU_WORD1_USES_WATERFALL(bc->chiprev == 0 ? cf->r6xx_uses_waterfall : 0) |
|
2010-07-23 22:32:32 +01:00
|
|
|
S_SQ_CF_ALU_WORD1_COUNT((cf->ndw / 2) - 1);
|
|
|
|
break;
|
2010-07-24 01:55:48 +01:00
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_TEX:
|
2010-07-23 22:32:32 +01:00
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_VTX:
|
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_VTX_TC:
|
|
|
|
bc->bytecode[id++] = S_SQ_CF_WORD0_ADDR(cf->addr >> 1);
|
|
|
|
bc->bytecode[id++] = S_SQ_CF_WORD1_CF_INST(cf->inst) |
|
|
|
|
S_SQ_CF_WORD1_BARRIER(1) |
|
|
|
|
S_SQ_CF_WORD1_COUNT((cf->ndw / 4) - 1);
|
|
|
|
break;
|
|
|
|
case V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_EXPORT:
|
|
|
|
case V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_EXPORT_DONE:
|
|
|
|
bc->bytecode[id++] = S_SQ_CF_ALLOC_EXPORT_WORD0_RW_GPR(cf->output.gpr) |
|
|
|
|
S_SQ_CF_ALLOC_EXPORT_WORD0_ELEM_SIZE(cf->output.elem_size) |
|
|
|
|
S_SQ_CF_ALLOC_EXPORT_WORD0_ARRAY_BASE(cf->output.array_base) |
|
|
|
|
S_SQ_CF_ALLOC_EXPORT_WORD0_TYPE(cf->output.type);
|
|
|
|
bc->bytecode[id++] = S_SQ_CF_ALLOC_EXPORT_WORD1_SWIZ_SEL_X(cf->output.swizzle_x) |
|
|
|
|
S_SQ_CF_ALLOC_EXPORT_WORD1_SWIZ_SEL_Y(cf->output.swizzle_y) |
|
|
|
|
S_SQ_CF_ALLOC_EXPORT_WORD1_SWIZ_SEL_Z(cf->output.swizzle_z) |
|
|
|
|
S_SQ_CF_ALLOC_EXPORT_WORD1_SWIZ_SEL_W(cf->output.swizzle_w) |
|
|
|
|
S_SQ_CF_ALLOC_EXPORT_WORD1_BARRIER(cf->output.barrier) |
|
|
|
|
S_SQ_CF_ALLOC_EXPORT_WORD1_CF_INST(cf->output.inst) |
|
|
|
|
S_SQ_CF_ALLOC_EXPORT_WORD1_END_OF_PROGRAM(cf->output.end_of_program);
|
|
|
|
break;
|
2010-08-25 06:57:41 +01:00
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_JUMP:
|
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_ELSE:
|
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_POP:
|
2010-08-27 07:08:55 +01:00
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_LOOP_START_NO_AL:
|
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_LOOP_END:
|
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_LOOP_CONTINUE:
|
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_LOOP_BREAK:
|
2010-08-25 06:57:41 +01:00
|
|
|
bc->bytecode[id++] = S_SQ_CF_WORD0_ADDR(cf->cf_addr >> 1);
|
|
|
|
bc->bytecode[id++] = S_SQ_CF_WORD1_CF_INST(cf->inst) |
|
|
|
|
S_SQ_CF_WORD1_BARRIER(1) |
|
|
|
|
S_SQ_CF_WORD1_COND(cf->cond) |
|
|
|
|
S_SQ_CF_WORD1_POP_COUNT(cf->pop_count);
|
|
|
|
|
|
|
|
break;
|
2010-07-23 22:32:32 +01:00
|
|
|
default:
|
|
|
|
R600_ERR("unsupported CF instruction (0x%X)\n", cf->inst);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int r600_bc_build(struct r600_bc *bc)
|
|
|
|
{
|
|
|
|
struct r600_bc_cf *cf;
|
|
|
|
struct r600_bc_alu *alu;
|
|
|
|
struct r600_bc_vtx *vtx;
|
2010-07-24 01:55:48 +01:00
|
|
|
struct r600_bc_tex *tex;
|
2010-07-23 22:32:32 +01:00
|
|
|
unsigned addr;
|
|
|
|
int r;
|
|
|
|
|
2010-08-27 07:08:55 +01:00
|
|
|
if (bc->callstack[0].max > 0)
|
|
|
|
bc->nstack = ((bc->callstack[0].max + 3) >> 2) + 2;
|
|
|
|
|
2010-07-23 22:32:32 +01:00
|
|
|
/* first path compute addr of each CF block */
|
|
|
|
/* addr start after all the CF instructions */
|
|
|
|
addr = bc->cf_last->id + 2;
|
|
|
|
LIST_FOR_EACH_ENTRY(cf, &bc->cf, list) {
|
|
|
|
switch (cf->inst) {
|
|
|
|
case (V_SQ_CF_ALU_WORD1_SQ_CF_INST_ALU << 3):
|
2010-08-25 06:57:41 +01:00
|
|
|
case (V_SQ_CF_ALU_WORD1_SQ_CF_INST_ALU_PUSH_BEFORE << 3):
|
2010-07-23 22:32:32 +01:00
|
|
|
break;
|
2010-07-24 01:55:48 +01:00
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_TEX:
|
2010-07-23 22:32:32 +01:00
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_VTX:
|
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_VTX_TC:
|
|
|
|
/* fetch node need to be 16 bytes aligned*/
|
|
|
|
addr += 3;
|
|
|
|
addr &= 0xFFFFFFFCUL;
|
|
|
|
break;
|
|
|
|
case V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_EXPORT:
|
|
|
|
case V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_EXPORT_DONE:
|
2010-09-03 05:38:41 +01:00
|
|
|
case EG_V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_EXPORT:
|
|
|
|
case EG_V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_EXPORT_DONE:
|
2010-07-23 22:32:32 +01:00
|
|
|
break;
|
2010-08-25 06:57:41 +01:00
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_JUMP:
|
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_ELSE:
|
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_POP:
|
2010-08-27 07:08:55 +01:00
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_LOOP_START_NO_AL:
|
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_LOOP_END:
|
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_LOOP_CONTINUE:
|
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_LOOP_BREAK:
|
2010-08-25 06:57:41 +01:00
|
|
|
break;
|
2010-07-23 22:32:32 +01:00
|
|
|
default:
|
|
|
|
R600_ERR("unsupported CF instruction (0x%X)\n", cf->inst);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
cf->addr = addr;
|
|
|
|
addr += cf->ndw;
|
|
|
|
bc->ndw = cf->addr + cf->ndw;
|
|
|
|
}
|
|
|
|
free(bc->bytecode);
|
|
|
|
bc->bytecode = calloc(1, bc->ndw * 4);
|
|
|
|
if (bc->bytecode == NULL)
|
|
|
|
return -ENOMEM;
|
|
|
|
LIST_FOR_EACH_ENTRY(cf, &bc->cf, list) {
|
|
|
|
addr = cf->addr;
|
2010-09-03 05:38:41 +01:00
|
|
|
if (bc->chiprev == 2)
|
|
|
|
r = eg_bc_cf_build(bc, cf);
|
|
|
|
else
|
|
|
|
r = r600_bc_cf_build(bc, cf);
|
2010-07-23 22:32:32 +01:00
|
|
|
if (r)
|
|
|
|
return r;
|
|
|
|
switch (cf->inst) {
|
|
|
|
case (V_SQ_CF_ALU_WORD1_SQ_CF_INST_ALU << 3):
|
2010-08-25 06:57:41 +01:00
|
|
|
case (V_SQ_CF_ALU_WORD1_SQ_CF_INST_ALU_PUSH_BEFORE << 3):
|
2010-07-23 22:32:32 +01:00
|
|
|
LIST_FOR_EACH_ENTRY(alu, &cf->alu, list) {
|
2010-08-19 05:43:11 +01:00
|
|
|
switch(bc->chiprev) {
|
|
|
|
case 0:
|
2010-07-23 22:32:32 +01:00
|
|
|
r = r600_bc_alu_build(bc, alu, addr);
|
|
|
|
break;
|
2010-08-19 05:43:11 +01:00
|
|
|
case 1:
|
2010-09-03 05:38:41 +01:00
|
|
|
case 2: /* eg alu is same encoding as r700 */
|
2010-07-23 22:32:32 +01:00
|
|
|
r = r700_bc_alu_build(bc, alu, addr);
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
R600_ERR("unknown family %d\n", bc->family);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
if (r)
|
|
|
|
return r;
|
|
|
|
addr += 2;
|
|
|
|
if (alu->last) {
|
|
|
|
addr += alu->nliteral;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_VTX:
|
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_VTX_TC:
|
|
|
|
LIST_FOR_EACH_ENTRY(vtx, &cf->vtx, list) {
|
|
|
|
r = r600_bc_vtx_build(bc, vtx, addr);
|
|
|
|
if (r)
|
|
|
|
return r;
|
|
|
|
addr += 4;
|
|
|
|
}
|
|
|
|
break;
|
2010-07-24 01:55:48 +01:00
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_TEX:
|
|
|
|
LIST_FOR_EACH_ENTRY(tex, &cf->tex, list) {
|
|
|
|
r = r600_bc_tex_build(bc, tex, addr);
|
|
|
|
if (r)
|
|
|
|
return r;
|
|
|
|
addr += 4;
|
|
|
|
}
|
|
|
|
break;
|
2010-07-23 22:32:32 +01:00
|
|
|
case V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_EXPORT:
|
|
|
|
case V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_EXPORT_DONE:
|
2010-09-03 05:38:41 +01:00
|
|
|
case EG_V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_EXPORT:
|
|
|
|
case EG_V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_EXPORT_DONE:
|
2010-08-27 07:08:55 +01:00
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_LOOP_START_NO_AL:
|
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_LOOP_END:
|
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_LOOP_CONTINUE:
|
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_LOOP_BREAK:
|
2010-08-25 06:57:41 +01:00
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_JUMP:
|
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_ELSE:
|
|
|
|
case V_SQ_CF_WORD1_SQ_CF_INST_POP:
|
2010-07-23 22:32:32 +01:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
R600_ERR("unsupported CF instruction (0x%X)\n", cf->inst);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|