142 lines
4.1 KiB
C
142 lines
4.1 KiB
C
/*
|
|
* Copyright © 2009 Corbin Simpson
|
|
* Copyright © 2015 Advanced Micro Devices, Inc.
|
|
* All Rights Reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining
|
|
* a copy of this software and associated documentation files (the
|
|
* "Software"), to deal in the Software without restriction, including
|
|
* without limitation the rights to use, copy, modify, merge, publish,
|
|
* distribute, sub license, and/or sell copies of the Software, and to
|
|
* permit persons to whom the Software is furnished to do so, subject to
|
|
* the following conditions:
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
|
|
* OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
* NON-INFRINGEMENT. IN NO EVENT SHALL THE COPYRIGHT HOLDERS, AUTHORS
|
|
* AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
|
|
* USE OR OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* The above copyright notice and this permission notice (including the
|
|
* next paragraph) shall be included in all copies or substantial portions
|
|
* of the Software.
|
|
*/
|
|
|
|
#ifndef AMDGPU_WINSYS_H
|
|
#define AMDGPU_WINSYS_H
|
|
|
|
#include "pipebuffer/pb_cache.h"
|
|
#include "pipebuffer/pb_slab.h"
|
|
#include "winsys/radeon_winsys.h"
|
|
#include "util/simple_mtx.h"
|
|
#include "util/u_queue.h"
|
|
#include <amdgpu.h>
|
|
|
|
struct amdgpu_cs;
|
|
|
|
#define NUM_SLAB_ALLOCATORS 3
|
|
|
|
struct amdgpu_screen_winsys {
|
|
struct radeon_winsys base;
|
|
struct amdgpu_winsys *aws;
|
|
int fd;
|
|
struct pipe_reference reference;
|
|
struct amdgpu_screen_winsys *next;
|
|
|
|
/* Maps a BO to its KMS handle valid for this DRM file descriptor
|
|
* Protected by amdgpu_winsys::sws_list_lock
|
|
*/
|
|
struct hash_table *kms_handles;
|
|
};
|
|
|
|
struct amdgpu_winsys {
|
|
struct pipe_reference reference;
|
|
|
|
/* File descriptor which was passed to amdgpu_device_initialize */
|
|
int fd;
|
|
|
|
struct pb_cache bo_cache;
|
|
|
|
/* Each slab buffer can only contain suballocations of equal sizes, so we
|
|
* need to layer the allocators, so that we don't waste too much memory.
|
|
*/
|
|
struct pb_slabs bo_slabs[NUM_SLAB_ALLOCATORS];
|
|
|
|
amdgpu_device_handle dev;
|
|
|
|
simple_mtx_t bo_fence_lock;
|
|
|
|
int num_cs; /* The number of command streams created. */
|
|
unsigned num_total_rejected_cs;
|
|
uint32_t surf_index_color;
|
|
uint32_t surf_index_fmask;
|
|
uint32_t next_bo_unique_id;
|
|
uint64_t allocated_vram;
|
|
uint64_t allocated_gtt;
|
|
uint64_t mapped_vram;
|
|
uint64_t mapped_gtt;
|
|
uint64_t slab_wasted_vram;
|
|
uint64_t slab_wasted_gtt;
|
|
uint64_t buffer_wait_time; /* time spent in buffer_wait in ns */
|
|
uint64_t num_gfx_IBs;
|
|
uint64_t num_sdma_IBs;
|
|
uint64_t num_mapped_buffers;
|
|
uint64_t gfx_bo_list_counter;
|
|
uint64_t gfx_ib_size_counter;
|
|
|
|
struct radeon_info info;
|
|
|
|
/* multithreaded IB submission */
|
|
struct util_queue cs_queue;
|
|
|
|
struct ac_addrlib *addrlib;
|
|
|
|
bool check_vm;
|
|
bool noop_cs;
|
|
bool reserve_vmid;
|
|
bool zero_all_vram_allocs;
|
|
#if DEBUG
|
|
bool debug_all_bos;
|
|
|
|
/* List of all allocated buffers */
|
|
simple_mtx_t global_bo_list_lock;
|
|
struct list_head global_bo_list;
|
|
unsigned num_buffers;
|
|
#endif
|
|
|
|
/* Single-linked list of all structs amdgpu_screen_winsys referencing this
|
|
* struct amdgpu_winsys
|
|
*/
|
|
simple_mtx_t sws_list_lock;
|
|
struct amdgpu_screen_winsys *sws_list;
|
|
|
|
/* For returning the same amdgpu_winsys_bo instance for exported
|
|
* and re-imported buffers. */
|
|
struct hash_table *bo_export_table;
|
|
simple_mtx_t bo_export_table_lock;
|
|
|
|
/* Since most winsys functions require struct radeon_winsys *, dummy_ws.base is used
|
|
* for invoking them because sws_list can be NULL.
|
|
*/
|
|
struct amdgpu_screen_winsys dummy_ws;
|
|
};
|
|
|
|
static inline struct amdgpu_screen_winsys *
|
|
amdgpu_screen_winsys(struct radeon_winsys *base)
|
|
{
|
|
return (struct amdgpu_screen_winsys*)base;
|
|
}
|
|
|
|
static inline struct amdgpu_winsys *
|
|
amdgpu_winsys(struct radeon_winsys *base)
|
|
{
|
|
return amdgpu_screen_winsys(base)->aws;
|
|
}
|
|
|
|
void amdgpu_surface_init_functions(struct amdgpu_screen_winsys *ws);
|
|
|
|
#endif
|