| .. |
|
.gitignore
|
ac/debug: move .gitignore for sid_tables.h too
|
2017-01-13 00:37:52 +01:00 |
|
ac_binary.c
|
radeon/ac: make ac_shader_binary_config_start() available externally
|
2017-02-28 13:20:31 +11:00 |
|
ac_binary.h
|
radeon/ac: make ac_shader_binary_config_start() available externally
|
2017-02-28 13:20:31 +11:00 |
|
ac_debug.c
|
ac/debug: Decrease num_dw for type 2 NOP's.
|
2017-01-17 20:54:57 +01:00 |
|
ac_debug.h
|
ac/debug: Dump indirect buffers.
|
2017-01-09 21:44:08 +01:00 |
|
ac_llvm_build.c
|
radeonsi: move SI.vs.load.input building into amd/common
|
2017-03-03 17:30:07 +01:00 |
|
ac_llvm_build.h
|
radeonsi: move SI.vs.load.input building into amd/common
|
2017-03-03 17:30:07 +01:00 |
|
ac_llvm_helper.cpp
|
amd/common: add ac_is_sgpr_param helper
|
2016-11-03 10:06:27 +01:00 |
|
ac_llvm_util.c
|
gallivm, ac: add writeonly and inaccessiblememonly attributes
|
2017-03-03 15:29:30 +01:00 |
|
ac_llvm_util.h
|
gallivm, ac: add writeonly and inaccessiblememonly attributes
|
2017-03-03 15:29:30 +01:00 |
|
ac_nir_to_llvm.c
|
ac: replace llvm.SI.tbuffer.store with llvm.amdgcn.buffer.store if ADD_TID=0
|
2017-03-03 15:29:30 +01:00 |
|
ac_nir_to_llvm.h
|
radv: add sample mask output support
|
2017-02-24 10:31:53 +10:00 |
|
amd_family.h
|
radeonsi: add Polaris12 support (v3)
|
2016-12-21 15:10:03 -05:00 |
|
amd_kernel_code_t.h
|
radeonsi/compute: Use the HSA abi for non-TGSI compute shaders v3
|
2016-09-16 23:07:10 +00:00 |
|
amdgpu_id.h
|
amd/common: fix ASICREV_IS_POLARIS11_M for Polaris12
|
2017-02-28 21:44:30 +01:00 |
|
r600d_common.h
|
…
|
|
|
sid.h
|
ac/debug: Dump indirect buffers.
|
2017-01-09 21:44:08 +01:00 |
|
sid_tables.py
|
ac/debug: Move sid_tables.h generation to common code.
|
2017-01-09 21:43:54 +01:00 |
94811dc66c