105 lines
4.3 KiB
C
105 lines
4.3 KiB
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Copyright © 2021 Intel Corporation
|
|
*/
|
|
|
|
#ifndef _INTEL_HWCONFIG_TYPES_H_
|
|
#define _INTEL_HWCONFIG_TYPES_H_
|
|
|
|
/**
|
|
* enum intel_hwconfig - Global definition of hwconfig table attributes
|
|
*
|
|
* Intel devices provide a KLV (Key/Length/Value) table containing
|
|
* the static hardware configuration for that platform.
|
|
* This enum defines the current attribute keys for this KLV.
|
|
*/
|
|
enum intel_hwconfig {
|
|
INTEL_HWCONFIG_MAX_SLICES_SUPPORTED = 1,
|
|
INTEL_HWCONFIG_MAX_DUAL_SUBSLICES_SUPPORTED, /* 2 */
|
|
INTEL_HWCONFIG_MAX_NUM_EU_PER_DSS, /* 3 */
|
|
INTEL_HWCONFIG_NUM_PIXEL_PIPES, /* 4 */
|
|
INTEL_HWCONFIG_DEPRECATED_MAX_NUM_GEOMETRY_PIPES, /* 5 */
|
|
INTEL_HWCONFIG_DEPRECATED_L3_CACHE_SIZE_IN_KB, /* 6 */
|
|
INTEL_HWCONFIG_DEPRECATED_L3_BANK_COUNT, /* 7 */
|
|
INTEL_HWCONFIG_L3_CACHE_WAYS_SIZE_IN_BYTES, /* 8 */
|
|
INTEL_HWCONFIG_L3_CACHE_WAYS_PER_SECTOR, /* 9 */
|
|
INTEL_HWCONFIG_MAX_MEMORY_CHANNELS, /* 10 */
|
|
INTEL_HWCONFIG_MEMORY_TYPE, /* 11 */
|
|
INTEL_HWCONFIG_CACHE_TYPES, /* 12 */
|
|
INTEL_HWCONFIG_LOCAL_MEMORY_PAGE_SIZES_SUPPORTED, /* 13 */
|
|
INTEL_HWCONFIG_DEPRECATED_SLM_SIZE_IN_KB, /* 14 */
|
|
INTEL_HWCONFIG_NUM_THREADS_PER_EU, /* 15 */
|
|
INTEL_HWCONFIG_TOTAL_VS_THREADS, /* 16 */
|
|
INTEL_HWCONFIG_TOTAL_GS_THREADS, /* 17 */
|
|
INTEL_HWCONFIG_TOTAL_HS_THREADS, /* 18 */
|
|
INTEL_HWCONFIG_TOTAL_DS_THREADS, /* 19 */
|
|
INTEL_HWCONFIG_TOTAL_VS_THREADS_POCS, /* 20 */
|
|
INTEL_HWCONFIG_TOTAL_PS_THREADS, /* 21 */
|
|
INTEL_HWCONFIG_DEPRECATED_MAX_FILL_RATE, /* 22 */
|
|
INTEL_HWCONFIG_MAX_RCS, /* 23 */
|
|
INTEL_HWCONFIG_MAX_CCS, /* 24 */
|
|
INTEL_HWCONFIG_MAX_VCS, /* 25 */
|
|
INTEL_HWCONFIG_MAX_VECS, /* 26 */
|
|
INTEL_HWCONFIG_MAX_COPY_CS, /* 27 */
|
|
INTEL_HWCONFIG_DEPRECATED_URB_SIZE_IN_KB, /* 28 */
|
|
INTEL_HWCONFIG_MIN_VS_URB_ENTRIES, /* 29 */
|
|
INTEL_HWCONFIG_MAX_VS_URB_ENTRIES, /* 30 */
|
|
INTEL_HWCONFIG_MIN_PCS_URB_ENTRIES, /* 31 */
|
|
INTEL_HWCONFIG_MAX_PCS_URB_ENTRIES, /* 32 */
|
|
INTEL_HWCONFIG_MIN_HS_URB_ENTRIES, /* 33 */
|
|
INTEL_HWCONFIG_MAX_HS_URB_ENTRIES, /* 34 */
|
|
INTEL_HWCONFIG_MIN_GS_URB_ENTRIES, /* 35 */
|
|
INTEL_HWCONFIG_MAX_GS_URB_ENTRIES, /* 36 */
|
|
INTEL_HWCONFIG_MIN_DS_URB_ENTRIES, /* 37 */
|
|
INTEL_HWCONFIG_MAX_DS_URB_ENTRIES, /* 38 */
|
|
INTEL_HWCONFIG_PUSH_CONSTANT_URB_RESERVED_SIZE, /* 39 */
|
|
INTEL_HWCONFIG_POCS_PUSH_CONSTANT_URB_RESERVED_SIZE, /* 40 */
|
|
INTEL_HWCONFIG_URB_REGION_ALIGNMENT_SIZE_IN_BYTES, /* 41 */
|
|
INTEL_HWCONFIG_URB_ALLOCATION_SIZE_UNITS_IN_BYTES, /* 42 */
|
|
INTEL_HWCONFIG_MAX_URB_SIZE_CCS_IN_BYTES, /* 43 */
|
|
INTEL_HWCONFIG_VS_MIN_DEREF_BLOCK_SIZE_HANDLE_COUNT, /* 44 */
|
|
INTEL_HWCONFIG_DS_MIN_DEREF_BLOCK_SIZE_HANDLE_COUNT, /* 45 */
|
|
INTEL_HWCONFIG_NUM_RT_STACKS_PER_DSS, /* 46 */
|
|
INTEL_HWCONFIG_MAX_URB_STARTING_ADDRESS, /* 47 */
|
|
INTEL_HWCONFIG_MIN_CS_URB_ENTRIES, /* 48 */
|
|
INTEL_HWCONFIG_MAX_CS_URB_ENTRIES, /* 49 */
|
|
INTEL_HWCONFIG_L3_ALLOC_PER_BANK_URB, /* 50 */
|
|
INTEL_HWCONFIG_L3_ALLOC_PER_BANK_REST, /* 51 */
|
|
INTEL_HWCONFIG_L3_ALLOC_PER_BANK_DC, /* 52 */
|
|
INTEL_HWCONFIG_L3_ALLOC_PER_BANK_RO, /* 53 */
|
|
INTEL_HWCONFIG_L3_ALLOC_PER_BANK_Z, /* 54 */
|
|
INTEL_HWCONFIG_L3_ALLOC_PER_BANK_COLOR, /* 55 */
|
|
INTEL_HWCONFIG_L3_ALLOC_PER_BANK_UNIFIED_TILE_CACHE, /* 56 */
|
|
INTEL_HWCONFIG_L3_ALLOC_PER_BANK_COMMAND_BUFFER, /* 57 */
|
|
INTEL_HWCONFIG_L3_ALLOC_PER_BANK_RW, /* 58 */
|
|
INTEL_HWCONFIG_MAX_NUM_L3_CONFIGS, /* 59 */
|
|
INTEL_HWCONFIG_BINDLESS_SURFACE_OFFSET_BIT_COUNT, /* 60 */
|
|
INTEL_HWCONFIG_RESERVED_CCS_WAYS, /* 61 */
|
|
INTEL_HWCONFIG_CSR_SIZE_IN_MB, /* 62 */
|
|
INTEL_HWCONFIG_GEOMETRY_PIPES_PER_SLICE, /* 63 */
|
|
INTEL_HWCONFIG_L3_BANK_SIZE_IN_KB, /* 64 */
|
|
INTEL_HWCONFIG_SLM_SIZE_PER_DSS, /* 65 */
|
|
INTEL_HWCONFIG_MAX_PIXEL_FILL_RATE_PER_SLICE, /* 66 */
|
|
INTEL_HWCONFIG_MAX_PIXEL_FILL_RATE_PER_DSS, /* 67 */
|
|
INTEL_HWCONFIG_URB_SIZE_PER_SLICE_IN_KB, /* 68 */
|
|
INTEL_HWCONFIG_URB_SIZE_PER_L3_BANK_COUNT_IN_KB, /* 69 */
|
|
INTEL_HWCONFIG_MAX_SUBSLICE, /* 70 */
|
|
INTEL_HWCONFIG_MAX_EU_PER_SUBSLICE, /* 71 */
|
|
INTEL_HWCONFIG_RAMBO_L3_BANK_SIZE_IN_KB, /* 72 */
|
|
INTEL_HWCONFIG_SLM_SIZE_PER_SS_IN_KB, /* 73 */
|
|
__INTEL_HWCONFIG_LIMIT
|
|
};
|
|
|
|
enum {
|
|
INTEL_HWCONFIG_MEMORY_TYPE_LPDDR4 = 0,
|
|
INTEL_HWCONFIG_MEMORY_TYPE_LPDDR5,
|
|
};
|
|
|
|
enum {
|
|
INTEL_HWCONFIG_CACHE_TYPE_L3 = 1 << 0,
|
|
INTEL_HWCONFIG_CACHE_TYPE_LLC = 1 << 1,
|
|
INTEL_HWCONFIG_CACHE_TYPE_EDRAM = 1 << 2,
|
|
};
|
|
|
|
#endif /* _INTEL_HWCONFIG_TYPES_H_ */
|