KonstantinSeurer
/
mesa
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

i965/nir/vec4: Implement load_const intrinsic 

Similar to fs_nir backend, a nir_local_values map will be filled with
newly allocated registers as the load_const instrinsic instructions are
processed. Later, get_nir_src() will fetch the registers from this map
for sources that are ssa.

Reviewed-by: Jason Ekstrand <jason.ekstrand@intel.com>
This commit is contained in:
Eduardo Lima Mitev 2015-07-01 16:10:49 +02:00 committed by Jason Ekstrand
parent a5a3287f73
commit f715252537
3 changed files with 20 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/mesa/drivers/dri/i965/brw_nir.c
View File

@ -165,7 +165,7 @@ brw_create_nir(struct brw_context *brw,
nir_print_shader(nir, stderr);
}
nir_convert_from_ssa(nir, true);
nir_convert_from_ssa(nir, is_scalar);
nir_validate_shader(nir);
/* This is the last pass we run before we start emitting stuff. It

1
src/mesa/drivers/dri/i965/brw_vec4.h
View File

@ -415,6 +415,7 @@ public:
const glsl_type *type) = 0;
dst_reg *nir_locals;
dst_reg *nir_ssa_values;
src_reg *nir_inputs;
unsigned *nir_uniform_driver_location;
dst_reg *nir_system_values;

19
src/mesa/drivers/dri/i965/brw_vec4_nir.cpp
View File

@ -250,6 +250,8 @@ vec4_visitor::nir_emit_impl(nir_function_impl *impl)
nir_locals[reg->index] = dst_reg(GRF, alloc.allocate(array_elems));
}
nir_ssa_values = ralloc_array(mem_ctx, dst_reg, impl->ssa_alloc);
nir_emit_cf_list(&impl->body);
}
@ -332,7 +334,22 @@ vec4_visitor::nir_emit_instr(nir_instr *instr)
void
vec4_visitor::nir_emit_load_const(nir_load_const_instr *instr)
{
/* @TODO: Not yet implemented */
dst_reg reg = dst_reg(GRF, alloc.allocate(1));
reg.type = BRW_REGISTER_TYPE_F;
/* @FIXME: consider emitting vector operations to save some MOVs in
* cases where the components are representable in 8 bits.
* By now, we emit a MOV for each component.
*/
for (unsigned i = 0; i < instr->def.num_components; ++i) {
reg.writemask = 1 << i;
emit(MOV(reg, src_reg(instr->value.f[i])));
}
/* Set final writemask */
reg.writemask = brw_writemask_for_size(instr->def.num_components);
nir_ssa_values[instr->def.index] = reg;
}
void