amd/registers: add JSON description of packet3 fields

This commit is contained in:
Nicolai Hähnle 2019-05-06 14:48:58 +02:00 committed by Marek Olšák
parent 67702e3319
commit d02286c753
1 changed files with 338 additions and 0 deletions

338
src/amd/registers/pkt3.json Normal file
View File

@ -0,0 +1,338 @@
{
"enums": {
"COMMAND__SAIC": {
"entries": [
{"name": "INCREMENT", "value": 0},
{"name": "NO_INCREMENT", "value": 1}
]
},
"COMMAND__SAS": {
"entries": [
{"name": "MEMORY", "value": 0},
{"name": "REGISTER", "value": 1}
]
},
"COMMAND__SRC_SWAP": {
"entries": [
{"name": "NONE", "value": 0},
{"name": "8_IN_16", "value": 1},
{"name": "8_IN_32", "value": 2},
{"name": "8_IN_64", "value": 3}
]
},
"CONTROL__DST_SEL": {
"entries": [
{"name": "MEM_MAPPED_REGISTER", "value": 0},
{"comment": "sync across GRBM", "name": "MEM_GRBM", "value": 1},
{"name": "TC_L2", "value": 2},
{"name": "GDS", "value": 3},
{"name": "RESERVED", "value": 4}
]
},
"CONTROL__DST_SEL_cik": {
"entries": [
{"name": "MEM_MAPPED_REGISTER", "value": 0},
{"comment": "sync across GRBM", "name": "MEM_GRBM", "value": 1},
{"name": "TC_L2", "value": 2},
{"name": "GDS", "value": 3},
{"name": "RESERVED", "value": 4},
{"name": "MEM", "value": 5}
]
},
"CONTROL__ENGINE_SEL": {
"entries": [
{"name": "ME", "value": 0},
{"name": "PFP", "value": 1},
{"name": "CE", "value": 2},
{"name": "DE", "value": 3}
]
},
"CP_DMA_WORD1__DST_SEL": {
"entries": [
{"name": "DST_ADDR", "value": 0},
{"comment": "program DAS to 1 as well", "name": "GDS", "value": 1}
]
},
"CP_DMA_WORD1__DST_SEL_cik": {
"entries": [
{"name": "DST_ADDR", "value": 0},
{"comment": "program DAS to 1 as well", "name": "GDS", "value": 1},
{"name": "DST_ADDR_TC_L2", "value": 3}
]
},
"CP_DMA_WORD1__DST_SEL_gfx9": {
"entries": [
{"name": "DST_ADDR", "value": 0},
{"comment": "program DAS to 1 as well", "name": "GDS", "value": 1},
{"name": "NOWHERE", "value": 2},
{"name": "DST_ADDR_TC_L2", "value": 3}
]
},
"CP_DMA_WORD1__ENGINE": {
"entries": [
{"name": "ME", "value": 0},
{"name": "PFP", "value": 1}
]
},
"CP_DMA_WORD1__SRC_SEL": {
"entries": [
{"name": "SRC_ADDR", "value": 0},
{"comment": "program SAS to 1 as well", "name": "GDS", "value": 1},
{"name": "DATA", "value": 2}
]
},
"CP_DMA_WORD1__SRC_SEL_cik": {
"entries": [
{"name": "SRC_ADDR", "value": 0},
{"comment": "program SAS to 1 as well", "name": "GDS", "value": 1},
{"name": "DATA", "value": 2},
{"name": "SRC_ADDR_TC_L2", "value": 3}
]
}
},
"register_mappings": [
{
"chips": ["si", "cik", "vi", "fiji", "stoney"],
"map": {"at": 1044, "to": "pkt3"},
"name": "COMMAND",
"type_ref": "COMMAND"
},
{
"chips": ["gfx9"],
"map": {"at": 1044, "to": "pkt3"},
"name": "COMMAND",
"type_ref": "COMMAND_gfx9"
},
{
"chips": ["si"],
"map": {"at": 880, "to": "pkt3"},
"name": "CONTROL",
"type_ref": "CONTROL"
},
{
"chips": ["cik", "vi", "fiji", "stoney", "gfx9"],
"map": {"at": 880, "to": "pkt3"},
"name": "CONTROL",
"type_ref": "CONTROL_cik"
},
{
"chips": ["si", "cik", "vi", "fiji", "stoney", "gfx9"],
"map": {"at": 1040, "to": "pkt3"},
"name": "CP_DMA_WORD0",
"type_ref": "CP_DMA_WORD0"
},
{
"chips": ["si"],
"map": {"at": 1041, "to": "pkt3"},
"name": "CP_DMA_WORD1",
"type_ref": "CP_DMA_WORD1"
},
{
"chips": ["cik", "vi", "fiji", "stoney"],
"map": {"at": 1041, "to": "pkt3"},
"name": "CP_DMA_WORD1",
"type_ref": "CP_DMA_WORD1_cik"
},
{
"chips": ["gfx9"],
"map": {"at": 1041, "to": "pkt3"},
"name": "CP_DMA_WORD1",
"type_ref": "CP_DMA_WORD1_gfx9"
},
{
"chips": ["si", "cik", "vi", "fiji", "stoney", "gfx9"],
"map": {"at": 1042, "to": "pkt3"},
"name": "CP_DMA_WORD2",
"type_ref": "CP_DMA_WORD2"
},
{
"chips": ["si", "cik", "vi", "fiji", "stoney", "gfx9"],
"map": {"at": 1043, "to": "pkt3"},
"name": "CP_DMA_WORD3",
"type_ref": "CP_DMA_WORD3"
},
{
"chips": ["si"],
"map": {"at": 1280, "to": "pkt3"},
"name": "DMA_DATA_WORD0",
"type_ref": "DMA_DATA_WORD0"
},
{
"chips": ["cik", "vi", "fiji", "stoney"],
"map": {"at": 1280, "to": "pkt3"},
"name": "DMA_DATA_WORD0",
"type_ref": "DMA_DATA_WORD0_cik"
},
{
"chips": ["gfx9"],
"map": {"at": 1280, "to": "pkt3"},
"name": "DMA_DATA_WORD0",
"type_ref": "DMA_DATA_WORD0_gfx9"
},
{
"chips": ["si", "cik", "vi", "fiji", "stoney", "gfx9"],
"map": {"at": 882, "to": "pkt3"},
"name": "DST_ADDR_HI"
},
{
"chips": ["si", "cik", "vi", "fiji", "stoney", "gfx9"],
"map": {"at": 1284, "to": "pkt3"},
"name": "DST_ADDR_HI"
},
{
"chips": ["si", "cik", "vi", "fiji", "stoney", "gfx9"],
"map": {"at": 881, "to": "pkt3"},
"name": "DST_ADDR_LO"
},
{
"chips": ["si", "cik", "vi", "fiji", "stoney", "gfx9"],
"map": {"at": 1283, "to": "pkt3"},
"name": "DST_ADDR_LO"
},
{
"chips": ["si", "cik", "vi", "fiji", "stoney", "gfx9"],
"map": {"at": 1009, "to": "pkt3"},
"name": "IB_BASE_HI"
},
{
"chips": ["si", "cik", "vi", "fiji", "stoney", "gfx9"],
"map": {"at": 1008, "to": "pkt3"},
"name": "IB_BASE_LO"
},
{
"chips": ["si", "cik", "vi", "fiji", "stoney", "gfx9"],
"map": {"at": 1010, "to": "pkt3"},
"name": "IB_CONTROL",
"type_ref": "IB_CONTROL"
},
{
"chips": ["si", "cik", "vi", "fiji", "stoney", "gfx9"],
"map": {"at": 1282, "to": "pkt3"},
"name": "SRC_ADDR_HI"
},
{
"chips": ["si", "cik", "vi", "fiji", "stoney", "gfx9"],
"map": {"at": 1281, "to": "pkt3"},
"name": "SRC_ADDR_LO"
}
],
"register_types": {
"COMMAND": {
"fields": [
{"bits": [0, 20], "name": "BYTE_COUNT"},
{"bits": [21, 21], "name": "DISABLE_WR_CONFIRM"},
{"bits": [22, 23], "enum_ref": "COMMAND__SRC_SWAP", "name": "SRC_SWAP"},
{"bits": [24, 25], "enum_ref": "COMMAND__SRC_SWAP", "name": "DST_SWAP"},
{"bits": [26, 26], "enum_ref": "COMMAND__SAS", "name": "SAS"},
{"bits": [27, 27], "enum_ref": "COMMAND__SAS", "name": "DAS"},
{"bits": [28, 28], "enum_ref": "COMMAND__SAIC", "name": "SAIC"},
{"bits": [29, 29], "enum_ref": "COMMAND__SAIC", "name": "DAIC"},
{"bits": [30, 30], "name": "RAW_WAIT"}
]
},
"COMMAND_gfx9": {
"fields": [
{"bits": [0, 25], "name": "BYTE_COUNT"},
{"bits": [26, 26], "enum_ref": "COMMAND__SAS", "name": "SAS"},
{"bits": [27, 27], "enum_ref": "COMMAND__SAS", "name": "DAS"},
{"bits": [28, 28], "enum_ref": "COMMAND__SAIC", "name": "SAIC"},
{"bits": [29, 29], "enum_ref": "COMMAND__SAIC", "name": "DAIC"},
{"bits": [30, 30], "name": "RAW_WAIT"},
{"bits": [31, 31], "name": "DISABLE_WR_CONFIRM"}
]
},
"CONTROL": {
"fields": [
{"bits": [8, 11], "enum_ref": "CONTROL__DST_SEL", "name": "DST_SEL"},
{"bits": [16, 16], "name": "WR_ONE_ADDR"},
{"bits": [20, 20], "name": "WR_CONFIRM"},
{"bits": [30, 31], "enum_ref": "CONTROL__ENGINE_SEL", "name": "ENGINE_SEL"}
]
},
"CONTROL_cik": {
"fields": [
{"bits": [8, 11], "enum_ref": "CONTROL__DST_SEL_cik", "name": "DST_SEL"},
{"bits": [16, 16], "name": "WR_ONE_ADDR"},
{"bits": [20, 20], "name": "WR_CONFIRM"},
{"bits": [30, 31], "enum_ref": "CONTROL__ENGINE_SEL", "name": "ENGINE_SEL"}
]
},
"CP_DMA_WORD0": {
"fields": [
{"bits": [0, 31], "name": "SRC_ADDR_LO"}
]
},
"CP_DMA_WORD1": {
"fields": [
{"bits": [0, 15], "name": "SRC_ADDR_HI"},
{"bits": [20, 21], "enum_ref": "CP_DMA_WORD1__DST_SEL", "name": "DST_SEL"},
{"bits": [27, 27], "enum_ref": "CP_DMA_WORD1__ENGINE", "name": "ENGINE"},
{"bits": [29, 30], "enum_ref": "CP_DMA_WORD1__SRC_SEL", "name": "SRC_SEL"},
{"bits": [31, 31], "name": "CP_SYNC"}
]
},
"CP_DMA_WORD1_cik": {
"fields": [
{"bits": [0, 15], "name": "SRC_ADDR_HI"},
{"bits": [20, 21], "enum_ref": "CP_DMA_WORD1__DST_SEL_cik", "name": "DST_SEL"},
{"bits": [27, 27], "enum_ref": "CP_DMA_WORD1__ENGINE", "name": "ENGINE"},
{"bits": [29, 30], "enum_ref": "CP_DMA_WORD1__SRC_SEL_cik", "name": "SRC_SEL"},
{"bits": [31, 31], "name": "CP_SYNC"}
]
},
"CP_DMA_WORD1_gfx9": {
"fields": [
{"bits": [0, 15], "name": "SRC_ADDR_HI"},
{"bits": [20, 21], "enum_ref": "CP_DMA_WORD1__DST_SEL_gfx9", "name": "DST_SEL"},
{"bits": [27, 27], "enum_ref": "CP_DMA_WORD1__ENGINE", "name": "ENGINE"},
{"bits": [29, 30], "enum_ref": "CP_DMA_WORD1__SRC_SEL_cik", "name": "SRC_SEL"},
{"bits": [31, 31], "name": "CP_SYNC"}
]
},
"CP_DMA_WORD2": {
"fields": [
{"bits": [0, 31], "name": "DST_ADDR_LO"}
]
},
"CP_DMA_WORD3": {
"fields": [
{"bits": [0, 15], "name": "DST_ADDR_HI"}
]
},
"DMA_DATA_WORD0": {
"fields": [
{"bits": [0, 0], "enum_ref": "CP_DMA_WORD1__ENGINE", "name": "ENGINE"},
{"bits": [20, 21], "enum_ref": "CP_DMA_WORD1__DST_SEL", "name": "DST_SEL"},
{"bits": [29, 30], "enum_ref": "CP_DMA_WORD1__SRC_SEL", "name": "SRC_SEL"},
{"bits": [31, 31], "name": "CP_SYNC"}
]
},
"DMA_DATA_WORD0_cik": {
"fields": [
{"bits": [0, 0], "enum_ref": "CP_DMA_WORD1__ENGINE", "name": "ENGINE"},
{"bits": [13, 14], "name": "SRC_CACHE_POLICY"},
{"bits": [20, 21], "enum_ref": "CP_DMA_WORD1__DST_SEL_cik", "name": "DST_SEL"},
{"bits": [25, 26], "name": "DST_CACHE_POLICY"},
{"bits": [29, 30], "enum_ref": "CP_DMA_WORD1__SRC_SEL_cik", "name": "SRC_SEL"},
{"bits": [31, 31], "name": "CP_SYNC"}
]
},
"DMA_DATA_WORD0_gfx9": {
"fields": [
{"bits": [0, 0], "enum_ref": "CP_DMA_WORD1__ENGINE", "name": "ENGINE"},
{"bits": [13, 14], "name": "SRC_CACHE_POLICY"},
{"bits": [20, 21], "enum_ref": "CP_DMA_WORD1__DST_SEL_gfx9", "name": "DST_SEL"},
{"bits": [25, 26], "name": "DST_CACHE_POLICY"},
{"bits": [29, 30], "enum_ref": "CP_DMA_WORD1__SRC_SEL_cik", "name": "SRC_SEL"},
{"bits": [31, 31], "name": "CP_SYNC"}
]
},
"IB_CONTROL": {
"fields": [
{"bits": [0, 19], "name": "IB_SIZE"},
{"bits": [20, 20], "name": "CHAIN"},
{"bits": [23, 23], "name": "VALID"}
]
}
}
}