intel/compiler: Relax SENDS regioning assertions
The next commit fixes a mistake in the assembler and ends up running afoul of this assertion. Reviewed-by: Sagar Ghuge <sagar.ghuge@intel.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/5956>
This commit is contained in:
parent
363e5ef5a5
commit
c883c482be
|
@ -237,7 +237,7 @@ brw_set_src0(struct brw_codegen *p, brw_inst *inst, struct brw_reg reg)
|
|||
assert(reg.file != BRW_IMMEDIATE_VALUE);
|
||||
assert(reg.address_mode == BRW_ADDRESS_DIRECT);
|
||||
assert(reg.subnr == 0);
|
||||
assert(brw_inst_exec_size(devinfo, inst) == BRW_EXECUTE_1 ||
|
||||
assert(has_scalar_region(reg) ||
|
||||
(reg.hstride == BRW_HORIZONTAL_STRIDE_1 &&
|
||||
reg.vstride == reg.width + 1));
|
||||
assert(!reg.negate && !reg.abs);
|
||||
|
@ -249,8 +249,9 @@ brw_set_src0(struct brw_codegen *p, brw_inst *inst, struct brw_reg reg)
|
|||
assert(reg.file == BRW_GENERAL_REGISTER_FILE);
|
||||
assert(reg.address_mode == BRW_ADDRESS_DIRECT);
|
||||
assert(reg.subnr % 16 == 0);
|
||||
assert(reg.hstride == BRW_HORIZONTAL_STRIDE_1 &&
|
||||
reg.vstride == reg.width + 1);
|
||||
assert(has_scalar_region(reg) ||
|
||||
(reg.hstride == BRW_HORIZONTAL_STRIDE_1 &&
|
||||
reg.vstride == reg.width + 1));
|
||||
assert(!reg.negate && !reg.abs);
|
||||
brw_inst_set_src0_da_reg_nr(devinfo, inst, reg.nr);
|
||||
brw_inst_set_src0_da16_subreg_nr(devinfo, inst, reg.subnr / 16);
|
||||
|
@ -357,7 +358,7 @@ brw_set_src1(struct brw_codegen *p, brw_inst *inst, struct brw_reg reg)
|
|||
reg.file == BRW_ARCHITECTURE_REGISTER_FILE);
|
||||
assert(reg.address_mode == BRW_ADDRESS_DIRECT);
|
||||
assert(reg.subnr == 0);
|
||||
assert(brw_inst_exec_size(devinfo, inst) == BRW_EXECUTE_1 ||
|
||||
assert(has_scalar_region(reg) ||
|
||||
(reg.hstride == BRW_HORIZONTAL_STRIDE_1 &&
|
||||
reg.vstride == reg.width + 1));
|
||||
assert(!reg.negate && !reg.abs);
|
||||
|
|
Loading…
Reference in New Issue