intel/dev: Bump Max EU per subslice/dualsubslice
This isn't a problem right now because the previous max would give the same result when aligned to a byte (8bits). Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com> Reviewed-by: Jordan Justen <jordan.l.justen@intel.com> Cc: mesa-stable Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/7288>
This commit is contained in:
parent
5957b0c162
commit
b03c86a71f
|
@ -38,7 +38,7 @@ struct drm_i915_query_topology_info;
|
||||||
|
|
||||||
#define GEN_DEVICE_MAX_SLICES (6) /* Maximum on gen10 */
|
#define GEN_DEVICE_MAX_SLICES (6) /* Maximum on gen10 */
|
||||||
#define GEN_DEVICE_MAX_SUBSLICES (8) /* Maximum on gen11 */
|
#define GEN_DEVICE_MAX_SUBSLICES (8) /* Maximum on gen11 */
|
||||||
#define GEN_DEVICE_MAX_EUS_PER_SUBSLICE (10) /* Maximum on Haswell */
|
#define GEN_DEVICE_MAX_EUS_PER_SUBSLICE (16) /* Maximum on gen12 */
|
||||||
#define GEN_DEVICE_MAX_PIXEL_PIPES (2) /* Maximum on gen11 */
|
#define GEN_DEVICE_MAX_PIXEL_PIPES (2) /* Maximum on gen11 */
|
||||||
|
|
||||||
/**
|
/**
|
||||||
|
|
Loading…
Reference in New Issue