r300: Remove unused RC_OPCODE_SWZ.
Nothing generates it in the backend. Reviewed-by: Adam Jackson <ajax@redhat.com> Reviewed-by: Marek Olšák <marek.olsak@amd.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/14211>
This commit is contained in:
parent
a982d0baf3
commit
9ed55c0c15
|
@ -330,13 +330,6 @@ const struct rc_opcode_info rc_opcodes[MAX_RC_OPCODE] = {
|
||||||
.HasDstReg = 1,
|
.HasDstReg = 1,
|
||||||
.IsComponentwise = 1
|
.IsComponentwise = 1
|
||||||
},
|
},
|
||||||
{
|
|
||||||
.Opcode = RC_OPCODE_SWZ,
|
|
||||||
.Name = "SWZ",
|
|
||||||
.NumSrcRegs = 1,
|
|
||||||
.HasDstReg = 1,
|
|
||||||
.IsComponentwise = 1
|
|
||||||
},
|
|
||||||
{
|
{
|
||||||
.Opcode = RC_OPCODE_TRUNC,
|
.Opcode = RC_OPCODE_TRUNC,
|
||||||
.Name = "TRUNC",
|
.Name = "TRUNC",
|
||||||
|
|
|
@ -170,9 +170,6 @@ typedef enum {
|
||||||
/** vec4 instruction: dst.c = src0.c - src1.c */
|
/** vec4 instruction: dst.c = src0.c - src1.c */
|
||||||
RC_OPCODE_SUB,
|
RC_OPCODE_SUB,
|
||||||
|
|
||||||
/** vec4 instruction: dst.c = src0.c */
|
|
||||||
RC_OPCODE_SWZ,
|
|
||||||
|
|
||||||
/** vec4 instruction: dst.c = (abs(src0.c) - fract(abs(src0.c))) * sgn(src0.c) */
|
/** vec4 instruction: dst.c = (abs(src0.c) - fract(abs(src0.c))) * sgn(src0.c) */
|
||||||
RC_OPCODE_TRUNC,
|
RC_OPCODE_TRUNC,
|
||||||
|
|
||||||
|
|
|
@ -609,18 +609,12 @@ static void transform_SUB(struct radeon_compiler* c,
|
||||||
inst->U.I.SrcReg[1] = negate(inst->U.I.SrcReg[1]);
|
inst->U.I.SrcReg[1] = negate(inst->U.I.SrcReg[1]);
|
||||||
}
|
}
|
||||||
|
|
||||||
static void transform_SWZ(struct radeon_compiler* c,
|
|
||||||
struct rc_instruction* inst)
|
|
||||||
{
|
|
||||||
inst->U.I.Opcode = RC_OPCODE_MOV;
|
|
||||||
}
|
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* Can be used as a transformation for @ref radeonClauseLocalTransform,
|
* Can be used as a transformation for @ref radeonClauseLocalTransform,
|
||||||
* no userData necessary.
|
* no userData necessary.
|
||||||
*
|
*
|
||||||
* Eliminates the following ALU instructions:
|
* Eliminates the following ALU instructions:
|
||||||
* CEIL, DPH, DST, FLR, LIT, LRP, POW, SEQ, SFL, SGE, SGT, SLE, SLT, SNE, SUB, SWZ
|
* CEIL, DPH, DST, FLR, LIT, LRP, POW, SEQ, SFL, SGE, SGT, SLE, SLT, SNE, SUB
|
||||||
* using:
|
* using:
|
||||||
* MOV, ADD, MUL, MAD, FRC, DP3, LG2, EX2, CMP
|
* MOV, ADD, MUL, MAD, FRC, DP3, LG2, EX2, CMP
|
||||||
*
|
*
|
||||||
|
@ -655,7 +649,6 @@ int radeonTransformALU(
|
||||||
case RC_OPCODE_SNE: transform_SNE(c, inst); return 1;
|
case RC_OPCODE_SNE: transform_SNE(c, inst); return 1;
|
||||||
case RC_OPCODE_SSG: transform_SSG(c, inst); return 1;
|
case RC_OPCODE_SSG: transform_SSG(c, inst); return 1;
|
||||||
case RC_OPCODE_SUB: transform_SUB(c, inst); return 1;
|
case RC_OPCODE_SUB: transform_SUB(c, inst); return 1;
|
||||||
case RC_OPCODE_SWZ: transform_SWZ(c, inst); return 1;
|
|
||||||
case RC_OPCODE_TRUNC: transform_TRUNC(c, inst); return 1;
|
case RC_OPCODE_TRUNC: transform_TRUNC(c, inst); return 1;
|
||||||
default:
|
default:
|
||||||
return 0;
|
return 0;
|
||||||
|
@ -893,7 +886,6 @@ int r300_transform_vertex_alu(
|
||||||
return 0;
|
return 0;
|
||||||
case RC_OPCODE_SSG: transform_r300_vertex_SSG(c, inst); return 1;
|
case RC_OPCODE_SSG: transform_r300_vertex_SSG(c, inst); return 1;
|
||||||
case RC_OPCODE_SUB: transform_SUB(c, inst); return 1;
|
case RC_OPCODE_SUB: transform_SUB(c, inst); return 1;
|
||||||
case RC_OPCODE_SWZ: transform_SWZ(c, inst); return 1;
|
|
||||||
case RC_OPCODE_TRUNC: transform_vertex_TRUNC(c, inst); return 1;
|
case RC_OPCODE_TRUNC: transform_vertex_TRUNC(c, inst); return 1;
|
||||||
default:
|
default:
|
||||||
return 0;
|
return 0;
|
||||||
|
|
Loading…
Reference in New Issue