KonstantinSeurer
/
mesa
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

i915g: Handle fragment depth being in OUT[1] not OUT[0]. 

Prevents regressions when switching to nir-to-tgsi which orders the
outputs differently.

Reviewed-by: Adam Jackson <ajax@redhat.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/11329>
This commit is contained in:
Emma Anholt 2021-06-13 09:39:23 -07:00 committed by Marge Bot
parent 026452fe46
commit 934d2c8f7f
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/gallium/drivers/i915/i915_fpc_translate.c
View File

@ -1186,8 +1186,10 @@ i915_fini_compile(struct i915_context *i915, struct i915_fp_compile *p)
static void
i915_fixup_depth_write(struct i915_fp_compile *p)
{
/* XXX assuming pos/depth is always in output[0] */
if (p->shader->info.num_outputs != 0 && p->shader->info.output_semantic_name[0] == TGSI_SEMANTIC_POSITION) {
for (int i = 0; i < p->shader->info.num_outputs; i++) {
if (p->shader->info.output_semantic_name[i] != TGSI_SEMANTIC_POSITION)
continue;
const uint depth = UREG(REG_TYPE_OD, 0);
i915_emit_arith(p,