KonstantinSeurer
/
mesa
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

zink: fix up sparse texture sampling for shadow samplers 

the problem here is that this returns a vec2 instead of a vec5, which
throws all the existing calculations off

given that the shader is (still) expecting a vec2 return from this,
and there's no way to sanely rewrite with nir to be valid for both
sampler types as well as spirv translation, just pad out to a vec2
here and be done with it

Fixes: 73ef54e342 ("zink: handle residency return value from sparse texture instructions")

Reviewed-by: Dave Airlie <airlied@redhat.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/16456>
This commit is contained in:
Mike Blumenkrantz 2022-05-11 09:26:22 -04:00 committed by Marge Bot
parent 0f98ed4afe
commit 88912b3111
1 changed files with 19 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
src/gallium/drivers/zink/nir_to_spirv/nir_to_spirv.c
View File

@ -2646,7 +2646,22 @@ extract_sparse_load(struct ntv_context *ctx, SpvId result, SpvId dest_type, nir_
uint32_t idx = 0;
SpvId resident = spirv_builder_emit_composite_extract(&ctx->builder, spirv_builder_type_uint(&ctx->builder, 32), result, &idx, 1);
idx = 1;
result = spirv_builder_emit_composite_extract(&ctx->builder, dest_type, result, &idx, 1);
/* normal vec4 return */
if (dest_ssa->num_components == 4)
result = spirv_builder_emit_composite_extract(&ctx->builder, dest_type, result, &idx, 1);
else {
/* shadow */
assert(dest_ssa->num_components == 1);
SpvId type = spirv_builder_type_float(&ctx->builder, dest_ssa->bit_size);
SpvId val[2];
/* pad to 2 components: the upcoming is_sparse_texels_resident instr will always use the
* separate residency value, but the shader still expects this return to be a vec2,
* so give it a vec2
*/
val[0] = spirv_builder_emit_composite_extract(&ctx->builder, type, result, &idx, 1);
val[1] = emit_float_const(ctx, dest_ssa->bit_size, 0);
result = spirv_builder_emit_composite_construct(&ctx->builder, get_fvec_type(ctx, dest_ssa->bit_size, 2), val, 2);
}
assert(resident != 0);
assert(dest_ssa->index < ctx->num_defs);
ctx->resident_defs[dest_ssa->index] = resident;
@ -3471,8 +3486,10 @@ emit_tex(struct ntv_context *ctx, nir_tex_instr *tex)
result = emit_unop(ctx, SpvOpFConvert, dest_type, result);
}
if (tex->is_sparse && tex->is_shadow)
tex->dest.ssa.num_components++;
store_dest(ctx, &tex->dest, result, tex->dest_type);
if (tex->is_sparse)
if (tex->is_sparse && !tex->is_shadow)
tex->dest.ssa.num_components++;
}