radeonsi: remove needless cache flushes at the end of CP DMA operations
not needed AFAIK Reviewed-by: Nicolai Hähnle <nicolai.haehnle@amd.com>
This commit is contained in:
parent
7d49b459b6
commit
7e7710a068
|
@ -206,10 +206,6 @@ static void si_clear_buffer(struct pipe_context *ctx, struct pipe_resource *dst,
|
|||
va += byte_count;
|
||||
}
|
||||
|
||||
/* Flush the caches again in case the 3D engine has been prefetching
|
||||
* the resource. */
|
||||
sctx->b.flags |= flush_flags;
|
||||
|
||||
if (tc_l2_flag)
|
||||
r600_resource(dst)->TC_L2_dirty = true;
|
||||
}
|
||||
|
@ -336,10 +332,6 @@ void si_copy_buffer(struct si_context *sctx,
|
|||
if (realign_size)
|
||||
si_cp_dma_realign_engine(sctx, realign_size);
|
||||
|
||||
/* Flush the caches again in case the 3D engine has been prefetching
|
||||
* the resource. */
|
||||
sctx->b.flags |= flush_flags;
|
||||
|
||||
if (tc_l2_flag)
|
||||
r600_resource(dst)->TC_L2_dirty = true;
|
||||
}
|
||||
|
|
Loading…
Reference in New Issue