ac/surface: enable DCC for the first level in the mip tail on gfx10
Acked-by: Pierre-Eric Pelloux-Prayer <pierre-eric.pelloux-prayer@amd.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/5424>
This commit is contained in:
parent
7406ea37e6
commit
56f2a77a41
|
@ -1481,6 +1481,15 @@ static int gfx9_compute_miptree(struct ac_addrlib *addrlib,
|
||||||
*/
|
*/
|
||||||
for (unsigned i = 0; i < in->numMipLevels; i++) {
|
for (unsigned i = 0; i < in->numMipLevels; i++) {
|
||||||
if (meta_mip_info[i].inMiptail) {
|
if (meta_mip_info[i].inMiptail) {
|
||||||
|
/* GFX10 can only compress the first level
|
||||||
|
* in the mip tail.
|
||||||
|
*
|
||||||
|
* TODO: Try to do the same thing for gfx9
|
||||||
|
* if there are no regressions.
|
||||||
|
*/
|
||||||
|
if (info->chip_class >= GFX10)
|
||||||
|
surf->num_dcc_levels = i + 1;
|
||||||
|
else
|
||||||
surf->num_dcc_levels = i;
|
surf->num_dcc_levels = i;
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
|
|
Loading…
Reference in New Issue