KonstantinSeurer
/
mesa
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

i965/nir/vec4: Implement non-equality ops on vectors 

Adds NIR ALU operations:
   * nir_op_bany_fnequal2
   * nir_op_bany_inequal2
   * nir_op_bany_fnequal3
   * nir_op_bany_inequal3
   * nir_op_bany_fnequal4
   * nir_op_bany_inequal4

Reviewed-by: Jason Ekstrand <jason.ekstrand@intel.com>
This commit is contained in:
Antia Puentes 2015-06-17 09:01:28 +02:00 committed by Jason Ekstrand
parent 8be4b876c9
commit 51aeafaf96
1 changed files with 34 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

34
src/mesa/drivers/dri/i965/brw_vec4_nir.cpp
View File

@ -955,6 +955,40 @@ vec4_visitor::nir_emit_alu(nir_alu_instr *instr)
break;
}
case nir_op_bany_fnequal2:
case nir_op_bany_inequal2:
case nir_op_bany_fnequal3:
case nir_op_bany_inequal3:
case nir_op_bany_fnequal4:
case nir_op_bany_inequal4: {
dst_reg tmp = dst_reg(this, glsl_type::bool_type);
switch (instr->op) {
case nir_op_bany_fnequal2:
case nir_op_bany_inequal2:
tmp.writemask = WRITEMASK_XY;
break;
case nir_op_bany_fnequal3:
case nir_op_bany_inequal3:
tmp.writemask = WRITEMASK_XYZ;
break;
case nir_op_bany_fnequal4:
case nir_op_bany_inequal4:
tmp.writemask = WRITEMASK_XYZW;
break;
default:
unreachable("not reached");
}
emit(CMP(tmp, op[0], op[1],
brw_conditional_for_nir_comparison(instr->op)));
emit(MOV(dst, src_reg(0)));
inst = emit(MOV(dst, src_reg(~0)));
inst->predicate = BRW_PREDICATE_ALIGN16_ANY4H;
break;
}
default:
unreachable("Unimplemented ALU operation");
}