KonstantinSeurer
/
mesa
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

intel/dev: Add device info for RPL 

Ref: https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=52407c220c44c8dcc6aa8aa35ffc8a2db3c849a9
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/14664>
This commit is contained in:
Jordan Justen 2021-08-03 13:39:12 -07:00 committed by Marge Bot
parent 1b513f4958
commit 4e0eca7dc3
3 changed files with 15 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
include/pci_ids/iris_pci_ids.h
View File

@ -202,6 +202,13 @@ CHIPSET(0x9AC9, tgl_gt2, "TGL GT2", "Intel(R) UHD Graphics")
CHIPSET(0x9AD9, tgl_gt2, "TGL GT2", "Intel(R) UHD Graphics")
CHIPSET(0x9AF8, tgl_gt2, "TGL GT2", "Intel(R) UHD Graphics")
CHIPSET(0xa780, rpl, "RPL-S", "Intel(R) Graphics")
CHIPSET(0xa781, rpl, "RPL-S", "Intel(R) Graphics")
CHIPSET(0xa782, rpl, "RPL-S", "Intel(R) Graphics")
CHIPSET(0xa783, rpl, "RPL-S", "Intel(R) Graphics")
CHIPSET(0xa788, rpl, "RPL-S", "Intel(R) Graphics")
CHIPSET(0xa789, rpl, "RPL-S", "Intel(R) Graphics")
CHIPSET(0x4905, dg1, "DG1", "Intel(R) Graphics")
CHIPSET(0x4906, dg1, "DG1", "Intel(R) Graphics")
CHIPSET(0x4907, sg1, "SG1", "Intel(R) Graphics")

7
src/intel/dev/intel_device_info.c
View File

@ -69,6 +69,7 @@ static const struct {
{ "dg1", 0x4905 },
{ "adl", 0x4680 },
{ "sg1", 0x4907 },
{ "rpl", 0xa780 },
};
/**
@ -1022,6 +1023,12 @@ static const struct intel_device_info intel_device_info_adl_gt2 = {
.display_ver = 13,
};
static const struct intel_device_info intel_device_info_rpl = {
GFX12_FEATURES(1, 1, 4),
.num_subslices = dual_subslices(2),
.platform = INTEL_PLATFORM_RPL,
};
#define GFX12_DG1_SG1_FEATURES \
GFX12_GT_FEATURES(2), \
.platform = INTEL_PLATFORM_DG1, \

1
src/intel/dev/intel_device_info.h
View File

@ -70,6 +70,7 @@ enum intel_platform {
INTEL_PLATFORM_RKL,
INTEL_PLATFORM_DG1,
INTEL_PLATFORM_ADL,
INTEL_PLATFORM_RPL,
INTEL_PLATFORM_GROUP_START(DG2, INTEL_PLATFORM_DG2_G10),
INTEL_PLATFORM_GROUP_END(DG2, INTEL_PLATFORM_DG2_G11),
};