radeonsi: decrease the maximum variable block size
to allow packing the block size in 1 user SGPR with 10 bits per component, so that block sizes such as 512x1x1 fit in there. Acked-by: Pierre-Eric Pelloux-Prayer <pierre-eric.pelloux-prayer@amd.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/9795>
This commit is contained in:
parent
ad71ef9326
commit
034c1e4845
|
@ -113,7 +113,9 @@ extern "C" {
|
|||
#define SI_MAX_VIEWPORTS 16
|
||||
#define SIX_BITS 0x3F
|
||||
#define SI_MAP_BUFFER_ALIGNMENT 64
|
||||
#define SI_MAX_VARIABLE_THREADS_PER_BLOCK 1024
|
||||
/* We only support the minimum allowed value (512), so that we can pack a 3D block size
|
||||
* in 1 SGPR. */
|
||||
#define SI_MAX_VARIABLE_THREADS_PER_BLOCK 512
|
||||
|
||||
#define SI_CONTEXT_FLAG_AUX (1u << 31)
|
||||
|
||||
|
|
Loading…
Reference in New Issue