2018-07-05 14:17:32 +01:00
|
|
|
from __future__ import print_function
|
2014-11-10 19:16:30 +00:00
|
|
|
|
|
|
|
template = """\
|
|
|
|
/* Copyright (C) 2015 Broadcom
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice (including the next
|
|
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
|
|
* Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
|
|
|
|
* IN THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _NIR_BUILDER_OPCODES_
|
|
|
|
#define _NIR_BUILDER_OPCODES_
|
|
|
|
|
2016-04-29 20:26:07 +01:00
|
|
|
<%
|
2018-10-18 17:44:38 +01:00
|
|
|
opcode_remap = {
|
|
|
|
'flt' : 'flt32',
|
|
|
|
'fge' : 'fge32',
|
|
|
|
'feq' : 'feq32',
|
|
|
|
'fne' : 'fne32',
|
|
|
|
'ilt' : 'ilt32',
|
|
|
|
'ige' : 'ige32',
|
|
|
|
'ieq' : 'ieq32',
|
|
|
|
'ine' : 'ine32',
|
|
|
|
'ult' : 'ult32',
|
|
|
|
'uge' : 'uge32',
|
|
|
|
|
|
|
|
'ball_iequal2' : 'b32all_iequal2',
|
|
|
|
'ball_iequal3' : 'b32all_iequal3',
|
|
|
|
'ball_iequal4' : 'b32all_iequal4',
|
|
|
|
'bany_inequal2' : 'b32any_inequal2',
|
|
|
|
'bany_inequal3' : 'b32any_inequal3',
|
|
|
|
'bany_inequal4' : 'b32any_inequal4',
|
|
|
|
'ball_fequal2' : 'b32all_fequal2',
|
|
|
|
'ball_fequal3' : 'b32all_fequal3',
|
|
|
|
'ball_fequal4' : 'b32all_fequal4',
|
|
|
|
'bany_fnequal2' : 'b32any_fnequal2',
|
|
|
|
'bany_fnequal3' : 'b32any_fnequal3',
|
|
|
|
'bany_fnequal4' : 'b32any_fnequal4',
|
|
|
|
|
|
|
|
'bcsel' : 'b32csel',
|
|
|
|
}
|
|
|
|
|
|
|
|
opcode_remap32 = { op32 : op for op, op32 in opcode_remap.items() }
|
|
|
|
|
2016-04-29 20:26:07 +01:00
|
|
|
def src_decl_list(num_srcs):
|
|
|
|
return ', '.join('nir_ssa_def *src' + str(i) for i in range(num_srcs))
|
|
|
|
|
|
|
|
def src_list(num_srcs):
|
|
|
|
return ', '.join('src' + str(i) if i < num_srcs else 'NULL' for i in range(4))
|
|
|
|
%>
|
|
|
|
|
2018-07-06 11:20:26 +01:00
|
|
|
% for name, opcode in sorted(opcodes.items()):
|
2018-10-18 17:44:38 +01:00
|
|
|
% if name in opcode_remap:
|
|
|
|
<% continue %>
|
|
|
|
% elif name in opcode_remap32:
|
|
|
|
<% builder_name = opcode_remap32[name] %>
|
|
|
|
% else:
|
|
|
|
<% builder_name = name %>
|
|
|
|
% endif
|
2016-04-29 20:26:07 +01:00
|
|
|
static inline nir_ssa_def *
|
2018-10-18 17:44:38 +01:00
|
|
|
nir_${builder_name}(nir_builder *build, ${src_decl_list(opcode.num_inputs)})
|
2016-04-29 20:26:07 +01:00
|
|
|
{
|
|
|
|
return nir_build_alu(build, nir_op_${name}, ${src_list(opcode.num_inputs)});
|
|
|
|
}
|
2014-11-10 19:16:30 +00:00
|
|
|
% endfor
|
|
|
|
|
2018-03-15 22:42:44 +00:00
|
|
|
/* Generic builder for system values. */
|
|
|
|
static inline nir_ssa_def *
|
|
|
|
nir_load_system_value(nir_builder *build, nir_intrinsic_op op, int index)
|
|
|
|
{
|
|
|
|
nir_intrinsic_instr *load = nir_intrinsic_instr_create(build->shader, op);
|
|
|
|
load->num_components = nir_intrinsic_infos[op].dest_components;
|
|
|
|
load->const_index[0] = index;
|
|
|
|
nir_ssa_dest_init(&load->instr, &load->dest,
|
|
|
|
nir_intrinsic_infos[op].dest_components, 32, NULL);
|
|
|
|
nir_builder_instr_insert(build, &load->instr);
|
|
|
|
return &load->dest.ssa;
|
|
|
|
}
|
|
|
|
|
2018-07-19 10:42:08 +01:00
|
|
|
<%
|
|
|
|
def sysval_decl_list(opcode):
|
|
|
|
res = ''
|
|
|
|
if opcode.indices:
|
|
|
|
res += ', unsigned ' + opcode.indices[0].lower()
|
|
|
|
return res
|
|
|
|
|
|
|
|
def sysval_arg_list(opcode):
|
|
|
|
args = []
|
|
|
|
if opcode.indices:
|
|
|
|
args.append(opcode.indices[0].lower())
|
|
|
|
else:
|
|
|
|
args.append('0')
|
|
|
|
return ', '.join(args)
|
|
|
|
%>
|
|
|
|
|
2018-07-06 11:20:26 +01:00
|
|
|
% for name, opcode in filter(lambda v: v[1].sysval, sorted(INTR_OPCODES.items())):
|
2018-03-15 22:42:44 +00:00
|
|
|
static inline nir_ssa_def *
|
2018-07-19 10:42:08 +01:00
|
|
|
nir_${name}(nir_builder *build${sysval_decl_list(opcode)})
|
2018-03-15 22:42:44 +00:00
|
|
|
{
|
2018-07-19 10:42:08 +01:00
|
|
|
return nir_load_system_value(build, nir_intrinsic_${name},
|
|
|
|
${sysval_arg_list(opcode)});
|
2018-03-15 22:42:44 +00:00
|
|
|
}
|
|
|
|
% endfor
|
|
|
|
|
2014-11-10 19:16:30 +00:00
|
|
|
#endif /* _NIR_BUILDER_OPCODES_ */"""
|
|
|
|
|
|
|
|
from nir_opcodes import opcodes
|
2018-03-15 22:42:44 +00:00
|
|
|
from nir_intrinsics import INTR_OPCODES
|
2014-11-10 19:16:30 +00:00
|
|
|
from mako.template import Template
|
|
|
|
|
2018-07-05 14:17:32 +01:00
|
|
|
print(Template(template).render(opcodes=opcodes, INTR_OPCODES=INTR_OPCODES))
|